

Welcome to **E-XFL.COM**

<u>Embedded - Microcontrollers - Application</u>
<u>Specific</u>: Tailored Solutions for Precision and Performance

Embedded - Microcontrollers - Application Specific represents a category of microcontrollers designed with unique features and capabilities tailored to specific application needs. Unlike general-purpose microcontrollers, application-specific microcontrollers are optimized for particular tasks, offering enhanced performance, efficiency, and functionality to meet the demands of specialized applications.

What Are <u>Embedded - Microcontrollers - Application Specific</u>?

Application charific microcontrollars are angineered to

Details	
Product Status	Obsolete
Applications	Capacitive Sensing
Core Processor	M8C
Program Memory Type	FLASH (16kB)
Controller Series	CY8C20xx6A
RAM Size	2K x 8
Interface	I ² C, SPI
Number of I/O	20
Voltage - Supply	1.71V ~ 5.5V
Operating Temperature	-40°C ~ 85°C
Mounting Type	Surface Mount
Package / Case	24-UFQFN Exposed Pad
Supplier Device Package	24-QFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c20346as-24lqxi

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Additional System Resources

System resources provide additional capability, such as configurable USB and I²C slave, SPI master/slave communication interface, three 16-bit programmable timers, and various system resets supported by the M8C.

These system resources provide additional capability useful to complete systems. Additional resources include low voltage detection and power on reset. The merits of each system resource are listed here:

- The I²C slave/SPI master-slave module provides 50/100/400 kHz communication over two wires. SPI communication over three or four wires runs at speeds of 46.9 kHz to 3 MHz (lower for a slower system clock).
- The I²C hardware address recognition feature reduces the already low power consumption by eliminating the need for CPU intervention until a packet addressed to the target device is received.
- The I²C enhanced slave interface appears as a 32-byte RAM buffer to the external I²C master. Using a simple predefined protocol, the master controls the read and write pointers into the RAM. When this method is enabled, the slave does not stall the bus when receiving data bytes in active mode. For usage details, refer to the application note I2C Enhanced Slave Operation AN56007.
- Low voltage detection (LVD) interrupts can signal the application of falling voltage levels, while the advanced power-on-reset (POR) circuit eliminates the need for a system supervisor.
- An internal reference provides an absolute reference for capacitive sensing.
- A register-controlled bypass mode allows the user to disable the LDO regulator.

Getting Started

For in depth information, along with detailed programming details, see the PSoC® Technical Reference Manual.

For up-to-date ordering, packaging, and electrical specification information, see the latest PSoC device datasheets on the web.

Application Notes

Cypress application notes are an excellent introduction to the wide variety of possible PSoC designs.

Development Kits

PSoC Development Kits are available online from and through a growing number of regional and global distributors, which include Arrow, Avnet, Digi-Key, Farnell, Future Electronics, and Newark.

Training

Free PSoC technical training (on demand, webinars, and workshops), which is available online via www.cypress.com, covers a wide variety of topics and skill levels to assist you in your designs.

CYPros Consultants

Certified PSoC consultants offer everything from technical assistance to completed PSoC designs. To contact or become a PSoC consultant go to the CYPros Consultants web site.

Solutions Library

Visit our growing library of solution focused designs. Here you can find various application designs that include firmware and hardware design files that enable you to complete your designs quickly.

Technical Support

Technical support – including a searchable Knowledge Base articles and technical forums – is also available online. If you cannot find an answer to your question, call our Technical Support hotline at 1-800-541-4736.



Development Tools

PSoC Designer™ is the revolutionary integrated design environment (IDE) that you can use to customize PSoC to meet your specific application requirements. PSoC Designer software accelerates system design and time to market. Develop your applications using a library of precharacterized analog and digital peripherals (called user modules) in a drag-and-drop design environment. Then, customize your design by leveraging the dynamically generated application programming interface (API) libraries of code. Finally, debug and test your designs with the integrated debug environment, including in-circuit emulation and standard software debug features. PSoC Designer includes:

- Application editor graphical user interface (GUI) for device and user module configuration and dynamic reconfiguration
- Extensive user module catalog
- Integrated source-code editor (C and assembly)
- Free C compiler with no size restrictions or time limits
- Built-in debugger
- In-circuit emulation
- Built-in support for communication interfaces:
 - ☐ Hardware and software I²C slaves and masters
 - □ Full-speed USB 2.0
 - □ Up to four full-duplex universal asynchronous receiver/transmitters (UARTs), SPI master and slave, and wireless

PSoC Designer supports the entire library of PSoC 1 devices and runs on Windows XP, Windows Vista, and Windows 7.

PSoC Designer Software Subsystems

Design Entry

In the chip-level view, choose a base device to work with. Then select different onboard analog and digital components that use the PSoC blocks, which are called user modules. Examples of user modules are analog-to-digital converters (ADCs), digital-to-analog converters (DACs), amplifiers, and filters. Configure the user modules for your chosen application and connect them to each other and to the proper pins. Then generate your project. This prepopulates your project with APIs and libraries that you can use to program your application.

The tool also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic reconfiguration makes it possible to change configurations at run time. In essence, this lets you to use more than 100 percent of PSoC's resources for an application.

Code Generation Tools

The code generation tools work seamlessly within the PSoC Designer interface and have been tested with a full range of debugging tools. You can develop your design in C, assembly, or a combination of the two.

Assemblers. The assemblers allow you to merge assembly code seamlessly with C code. Link libraries automatically use absolute addressing or are compiled in relative mode, and linked with other software modules to get absolute addressing.

C Language Compilers. C language compilers are available that support the PSoC family of devices. The products allow you to create complete C programs for the PSoC family devices. The optimizing C compilers provide all of the features of C, tailored to the PSoC architecture. They come complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

Debugger

PSoC Designer has a debug environment that provides hardware in-circuit emulation, allowing you to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow you to read and program and read and write data memory, and read and write I/O registers. You can read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also lets you to create a trace buffer of registers and memory locations of interest.

Online Help System

The online help system displays online, context-sensitive help. Designed for procedural and quick reference, each functional subsystem has its own context-sensitive help. This system also provides tutorials and links to FAQs and an Online Support Forum to aid the designer.

In-Circuit Emulator

A low-cost, high-functionality in-circuit emulator (ICE) is available for development support. This hardware can program single devices.

The emulator consists of a base unit that connects to the PC using a USB port. The base unit is universal and operates with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full-speed (24 MHz) operation.



Designing with PSoC Designer

The development process for the PSoC device differs from that of a traditional fixed-function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility that pays dividends in managing specification change during development and lowering inventory costs. These configurable resources, called PSoC blocks, have the ability to implement a wide variety of user-selectable functions. The PSoC development process is:

- 1. Select user modules.
- 2. Configure user modules.
- 3. Organize and connect.
- 4. Generate, verify, and debug.

Select User Modules

PSoC Designer provides a library of prebuilt, pretested hardware peripheral components called "user modules." User modules make selecting and implementing peripheral devices, both analog and digital, simple.

Configure User Modules

Each user module that you select establishes the basic register settings that implement the selected function. They also provide parameters and properties that allow you to tailor their precise configuration to your particular application. For example, a PWM User Module configures one or more digital PSoC blocks, one for each eight bits of resolution. Using these parameters, you can establish the pulse width and duty cycle. Configure the parameters and properties to correspond to your chosen application. Enter values directly or by selecting values from drop-down menus. All of the user modules are documented in datasheets that may be viewed directly in PSoC Designer or on the Cypress website. These user module datasheets explain the internal operation of the user module and provide performance specifications. Each datasheet describes the use of each user module parameter, and other information that you may need to successfully implement your design.

Organize and Connect

Build signal chains at the chip level by interconnecting user modules to each other and the I/O pins. Perform the selection, configuration, and routing so that you have complete control over all on-chip resources.

Generate, Verify, and Debug

When you are ready to test the hardware configuration or move on to developing code for the project, perform the "Generate Configuration Files" step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the software for the system. The generated code provides APIs with high-level functions to control and respond to hardware events at run time, and interrupt service routines that you can adapt as needed.

A complete code development environment lets you to develop and customize your applications in C, assembly language, or both.

The last step in the development process takes place inside PSoC Designer's Debugger (accessed by clicking the Connect icon). PSoC Designer downloads the HEX image to the ICE where it runs at full-speed. PSoC Designer debugging capabilities rival those of systems costing many times more. In addition to traditional single-step, run-to-breakpoint, and watch-variable features, the debug interface provides a large trace buffer. It lets you to define complex breakpoint events that include monitoring address and data bus values, memory locations, and external signals




32-Pin QFN

Table 2. Pin Definitions - CY8C20446H PSoC Device [6, 7]

Pin	Ту	ре		D
No.	Digital	Analog	Name	Description
1	IOH	ı	P0[1]	Integrating input
2	I/O	ı	P2[7]	
3	I/O	I	P2[5]	Crystal output (XOut)
4	I/O	I	P2[3]	Crystal input (XIn)
5	I/O	Į	P2[1]	
6	I/O	ļ	P3[3]	
7	I/O	ļ	P3[1]	
8	IOHR	I	P1[7]	I ² C SCL, SPI SS
9	IOHR		P1[5]	I ² C SDA, SPI MISO
10	IOHR	I	P1[3]	SPI CLK.
11	IOHR	Į	P1[1]	ISSP CLK ^[8] , I ² C SCL, SPI MOSI.
12	Po	wer	Vss	Ground connection.
13	IOHR	I	P1[0]	ISSP DATA ^[8] , I ² C SDA., SPI CLK
14	IOHR	Į	P1[2]	
15	IOHR	I	P1[4]	Optional external clock input (EXTCLK)
16	IOHR	ļ	P1[6]	
17	In	put	XRES	Active high external reset with internal pull down
18	I/O	I	P3[0]	
19	I/O	ı	P3[2]	
20	I/O	ı	P2[0]	
21	I/O	I	P2[2]	
22	I/O	ı	P2[4]	
23	I/O	ı	P2[6]	
24	IOH	ı	P0[0]	
25	IOH	I	P0[2]	
26	IOH	ı	P0[4]	
27	IOH	ļ	P0[6]	
28	Po	wer	V_{DD}	Supply voltage
29	IOH		P0[7]	
30	IOH	ļ	P0[5]	
31	IOH	ļ	P0[3]	Integrating input
32	Po	wer	V_{SS}	Ground connection
СР	Po	wer	V _{SS}	Center pad must be connected to ground

Figure 3. CY8C20446H PSoC Device



LEGEND A = Analog, I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output.

Notes

- During power-up or reset event, device P1[1] and P1[0] may disturb the I²C bus. Use alternate pins if you encounter any issues.
 The center pad (CP) on the QFN package must be connected to ground (Vss) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal.
 These are the ISSP pins, which are not High Z at POR (Power On Reset).



48-Pin QFN OCD

The 48-pin QFN part is for the CY8C20066A On-Chip Debug (OCD) PSoC device. Note that this part is only used for in-circuit debugging. [9]

Table 3. Pin Definitions - CY8C20066A PSoC Device [10, 11]

Pin No.	Digital	Analog	Name	Description
1			OCDOE	OCD mode direction pin
2	I/O	I	P2[7]	
3	I/O	I	P2[5]	Crystal output (XOut)
4	I/O	I	P2[3]	Crystal input (XIn)
5	I/O	ı	P2[1]	
6	I/O	ı	P4[3]	
7	I/O	ı	P4[1]	
8	I/O	ı	P3[7]	
9	I/O	ı	P3[5]	
10	I/O	ı	P3[3]	
11	I/O	ı	P3[1]	
12	IOHR	ı	P1[7]	I ² C SCL, SPI SS
13	IOHR	ı	P1[5]	I ² C SDA, SPI MISO
14			CCLK	OCD CPU clock output
15			HCLK	OCD high speed clock output
16	IOHR	I	P1[3]	SPI CLK.
17	IOHR	I	P1[1]	ISSP CLK ^[12] , I ² C SCL, SPI MOSI
18	Pow	er	Vss	Ground connection
19	I/O		D+	USB D+
20	I/O		D-	USB D-
21	Pow	er	V_{DD}	Supply voltage
22	IOHR	ı	P1[0]	ISSP DATA ⁽¹²⁾ , I ² C SDA, SPI CLK
23	IOHR	I	P1[2]	

Figure 4. CY8C20066A PSoC Device PO(1), AI VSS PO(3), AI PO(7), AI PO(5), AI PO(7), AI OCCDE OCCDO VCDO VCD PO(6), AI PO(6), AI PO(2), AI PO(0), AI P P2[6],AI AI, P2[7] = 2 35■ P2[4],AI AI, XOut, P2[5] = 3 P2[2],AI AI, XIn, P2[3] 33■ P2[0],AI AI, P2[1] 32= P4[2],AI **QFN** AI, P4[3] 31= P4[0],AI AI , P4[1] (Top View) 30= P3[6],AI AI, P3[7] 29 P3[4], AI AI, P3[5] P3[2],AI AI, P3[3] = 10 27= P3[0], AI AI, P3[1] **XRES** 26■ AI,I2C SCL, SPI SS,P1[7] = 12 $\stackrel{\circ}{}$ \pm 12 $\stackrel{\circ}{}$ 12 $\stackrel{\circ}{}$ \pm 12 $\stackrel{\circ}{}$ 12 $\stackrel{}$ 12 $\stackrel{\circ}{}$ 12 $\stackrel{$ P1[6], AI D - 0 D - 1

22	IOHR	- 1	P1[0]	ISSP DATA ⁽¹²⁾ , I ² C SDA, SPI CLK					
23	IOHR	I	P1[2]		Pin No.	Digital	Analog	Name	Description
24	IOHR	I	P1[4]	Optional external clock input (EXTCLK)	37	IOH	I	P0[0]	
25	IOHR	1	P1[6]		38	IOH	ı	P0[2]	
26	Inpu	ut	XRES	Active high external reset with internal pull down	39	IOH	ı	P0[4]	
27	I/O	I	P3[0]		40	IOH	I	P0[6]	
28	I/O	I	P3[2]		41	Pow	er	V_{DD}	Supply voltage
29	I/O	ı	P3[4]		42			OCDO	OCD even data I/O
30	I/O	ı	P3[6]		43			OCDE	OCD odd data output
31	I/O	I	P4[0]		44	IOH	I	P0[7]	
32	I/O	I	P4[2]		45	IOH	I	P0[5]	
33	I/O	ı	P2[0]		46	IOH	ı	P0[3]	Integrating input
34	I/O	I	P2[2]		47	Pow	er	V_{SS}	Ground connection
35	I/O	I	P2[4]		48	IOH	I	P0[1]	
36	I/O	I	P2[6]		CP	Pow	er	V_{SS}	Center pad must be connected to ground

LEGEND A = Analog, I = Input, O = Output, NC = No Connection H = 5 mA High Output Drive, R = Regulated Output.

- This part is available in limited quantities for In-Circuit Debugging during prototype development. It is not available in production volumes.
 During power-up or reset event, device P1[1] and P1[0] may disturb the I²C bus. Use alternate pins if you encounter any issues.
- 11. The center pad (CP) on the QFN package must be connected to ground (Vss) for best mechanical, thermal, and electrical performance. If not connected to ground, it

must be electrically floated and not connected to any other signal.

12. These are the ISSP pins, which are not High Z at power on reset (POR).

Page 12 of 35



DC Chip-Level Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 6. DC Chip-Level Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
V _{DD} ^[13]	Supply voltage	Refer the table DC POR and LVD Specifications on page 17	1.71	_	5.50	V
I _{DD24}	Supply current, IMO = 24 MHz	Conditions are $V_{DD} \le 3.0$ V, T_A = 25 °C, CPU = 24 MHz. CapSense running at 12 MHz, no I/O sourcing current	-	3.32	4.00	mA
I _{DD12}	Supply current, IMO = 12 MHz	Conditions are V _{DD} ≤ 3.0 V, T _A = 25 °C, CPU = 12 MHz. CapSense running at 12 MHz, no I/O sourcing current	-	1.86	2.60	mA
I _{DD6}	Supply current, IMO = 6 MHz	Conditions are $V_{DD} \le 3.0 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$, CPU = 6 MHz. CapSense running at 6 MHz, no I/O sourcing current	-	1.13	1.80	mA
I _{SB0}	Deep sleep current	$V_{DD} \le 3.0 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$, I/O regulator turned off	-	0.10	0.50	μА
I _{SB1}	Standby current with POR, LVD, and sleep timer	$V_{DD} \le 3.0 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$, I/O regulator turned off	_	1.07	1.50	μА

Note

Document Number: 001-56223 Rev. *E

^{13.} When V_{DD} remains in the range from 1.71 V to 1.9 V for more than 50 µsec, the slew rate when moving from the 1.71 V to 1.9 V range to greater than 2 V must be slower than 1 V/500 usec to avoid triggering POR. The only other restriction on slew rates for any other voltage range or transition is the SR_{POWER_UP} parameter.



Table 8. 2.4 V to 3.0 V DC GPIO Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
R _{PU}	Pull-up resistor		4	5.60	8	kΩ
V _{OH1}	High output voltage port 2 or 3 pins	I_{OH} < 10 μ A, maximum of 10 mA source current in all I/Os	V _{DD} – 0.20	_	_	V
V _{OH2}	High output voltage port 2 or 3 pins	I _{OH} = 0.2 mA, maximum of 10 mA source current in all I/Os	V _{DD} – 0.40	_	_	V
V _{OH3}	High output voltage port 0 or 1 pins with LDO regulator disabled for port 1	I _{OH} < 10 μA, maximum of 10 mA source current in all I/Os	V _{DD} – 0.20	-	_	V
V _{OH4}	High output voltage port 0 or 1 pins with LDO regulator disabled for port 1	I _{OH} = 2 mA, maximum of 10 mA source current in all I/Os	V _{DD} – 0.50	-	_	V
V _{OH5A}	High output voltage port 1 pins with LDO enabled for 1.8 V out	I_{OH} < 10 μ A, V_{DD} > 2.4 V, maximum of 20 mA source current in all I/Os	1.50	1.80	2.10	\ \
V _{OH6A}	High output voltage port 1 pins with LDO enabled for 1.8 V out	I _{OH} = 1 mA, V _{DD} > 2.4 V, maximum of 20 mA source current in all I/Os	1.20	_	_	V
V _{OL}	Low output voltage	I _{OL} = 10 mA, maximum of 30 mA sink current on even port pins (for example, P0[2] and P1[4]) and 30 mA sink current on odd port pins (for example, P0[3] and P1[5])	-	-	0.75	V
V _{IL}	Input low voltage		-	_	0.72	V
V _{IH}	Input high voltage		1.40	_	_	V
V _H	Input hysteresis voltage		_	80	_	mV
I _{IL}	Input leakage (absolute value)		_	1	1000	nA
C _{PIN}	Capacitive load on pins	Package and pin dependent Temp = 25 °C	0.50	1.70	7	pF

Table 9. 1.71 V to 2.4 V DC GPIO Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
R _{PU}	Pull-up resistor		4	5.60	8	kΩ
V _{OH1}	High output voltage port 2 or 3 pins	I_{OH} = 10 μ A, maximum of 10 mA source current in all I/Os	V _{DD} – 0.20	_	-	V
V _{OH2}	High output voltage port 2 or 3 pins	I _{OH} = 0.5 mA, maximum of 10 mA source current in all I/Os	V _{DD} – 0.50	-	_	V
V _{OH3}	High output voltage port 0 or 1 pins with LDO regulator disabled for port 1	I _{OH} = 100 μA, maximum of 10 mA source current in all I/Os	V _{DD} – 0.20	-	-	V
V _{OH4}	High output voltage port 0 or 1 pins with LDO regulator disabled for port 1	I _{OH} = 2 mA, maximum of 10 mA source current in all I/Os	V _{DD} – 0.50	-	_	V
V _{OL}	Low output voltage	I _{OL} = 5 mA, maximum of 20 mA sink current on even port pins (for example, P0[2] and P1[4]) and 30 mA sink current on odd port pins (for example, P0[3] and P1[5])	-	-	0.40	V
V_{IL}	Input low voltage		_	_	0.30 × V _{DD}	V
V _{IH}	Input high voltage		0.65 × V _{DD}	_	_	V

Document Number: 001-56223 Rev. *E



Table 9. 1.71 V to 2.4 V DC GPIO Specifications (continued)

Symbol	Description	Conditions	Min	Тур	Max	Units
V_{H}	Input hysteresis voltage		_	80	_	mV
I _{IL}	Input leakage (absolute value)		_	1	1000	nA
C _{PIN}	Capacitive load on pins	Package and pin dependent Temp = 25 °C	0.50	1.70	7	pF

Table 10.DC Characteristics - USB Interface

Symbol	Description	Conditions	Min	Тур	Max	Units
Rusbi	USB D+ pull-up resistance	With idle bus	900	_	1575	Ω
Rusba	USB D+ pull-up resistance	While receiving traffic	1425	_	3090	Ω
Vohusb	Static output high		2.8	-	3.6	V
Volusb	Static output low		_	-	0.3	V
Vdi	Differential input sensitivity		0.2	_	_	V
Vcm	Differential input common mode range		0.8	_	2.5	V
Vse	Single-ended receiver threshold		0.8	_	2.0	V
Cin	Transceiver capacitance		_	_	50	pF
lio	High-Z state data line leakage	On D+ or D- line	-10	_	+10	μΑ
Rps2	PS/2 pull-up resistance		3000	5000	7000	Ω
Rext	External USB series resistor	In series with each USB pin	21.78	22.0	22.22	Ω

DC Analog Mux Bus Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 11. DC Analog Mux Bus Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
R _{SW}	Switch resistance to common analog bus		_	_	800	Ω
R _{GND}	Resistance of initialization switch to V _{SS}		ı	_	800	Ω

The maximum pin voltage for measuring R_{SW} and R_{GND} is 1.8 $\mbox{\rm V}$

DC Low Power Comparator Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 12. DC Comparator Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
V_{LPC}	Low power comparator (LPC) common mode	Maximum voltage limited to V _{DD}	0.0	-	1.8	V
I_{LPC}	LPC supply current		-	10	40	μΑ
V _{OSLPC}	LPC voltage offset		-	2.5	30	mV

Document Number: 001-56223 Rev. *E Page 15 of 35



Comparator User Module Electrical Specifications

The following table lists the guaranteed maximum and minimum specifications. Unless stated otherwise, the specifications are for the entire device voltage and temperature operating range: –40 °C \leq TA \leq 85 °C, 1.71 V \leq V_{DD} \leq 5.5 V.

Table 13. Comparator User Module Electrical Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
T _{COMP}	Comparator response time	50-mV overdrive	_	70	100	ns
Offset		Valid from 0.2 V to V _{DD} – 0.2 V	_	2.5	30	mV
Current		Average DC current, 50 mV overdrive	_	20	80	μA
PSRR	Supply voltage > 2 V	Power supply rejection ratio	_	80	_	dB
FORK	Supply voltage < 2 V	Power supply rejection ratio	_	40	_	dB
Input Range			0	=	1.5	V

ADC Electrical Specifications

Table 14.ADC User Module Electrical Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
Input	•	•				
V _{IN}	Input voltage range		0	_	VREFADC	V
C _{IIN}	Input capacitance		_	_	5	pF
R _{IN}	Input resistance	Equivalent switched cap input resistance for 8-, 9-, or 10-bit resolution	1/(500fF × data clock)	1/(400fF × data clock)	1/(300fF × data clock)	Ω
Reference		•				
V _{REFADC}	ADC reference voltage		1.14	_	1.26	V
Conversion Rate)	1	l	l	.1	I.
F _{CLK}	Data clock	Source is chip's internal main oscillator. See AC Chip-Level Specifications on page 18 for accuracy	2.25	_	6	MHz
S8	8-bit sample rate	Data clock set to 6 MHz. Sample Rate = 0.001/ (2^Resolution/Data clock)	_	23.43	_	ksps
S10	10-bit sample rate	Data clock set to 6 MHz. Sample Rate = 0.001/ (2^Resolution/Data clock)	_	5.85	_	ksps
DC Accuracy		•	l	l		
RES	Resolution	Can be set to 8-, 9-, or 10-bit	8	_	10	bits
DNL	Differential nonlinearity		-1	_	+2	LSB
INL	Integral nonlinearity		-2	_	+2	LSB
E _{OFFSET}	Offset error	8-bit resolution	0	3.20	19.20	LSB
		10-bit resolution	0	12.80	76.80	LSB
E _{GAIN}	Gain error	For any resolution	-5	_	+5	%FSR
Power		•	•	•	•	
I _{ADC}	Operating current		_	2.10	2.60	mA
PSRR	Power supply rejection ratio	PSRR (V _{DD} > 3.0 V)	_	24	_	dB
		PSRR (V _{DD} < 3.0 V)	_	30	_	dB



AC Chip-Level Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 17. AC Chip-Level Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
F _{IMO24}	IMO frequency at 24-MHz setting		22.8	24	25.2	MHz
F _{IMO12}	IMO frequency at 12-MHz setting		11.4	12	12.6	MHz
F _{IMO6}	IMO frequency at 6-MHz setting		5.7	6.0	6.3	MHz
F _{CPU}	CPU frequency		0.75	_	25.20	MHz
F _{32K1}	ILO frequency		19	32	50	kHz
F _{32K_U}	ILO untrimmed frequency		13	32	82	kHz
DC _{IMO}	Duty cycle of IMO		40	50	60	%
DC _{ILO}	ILO duty cycle		40	50	60	%
SR _{POWER_UP}	Power supply slew rate	V _{DD} slew rate during power-up	_	_	250	V/ms
T _{XRST}	External reset pulse width at power-up	After supply voltage is valid	1	_	-	ms
T _{XRST2}	External reset pulse width after power-up ^[18]	Applies after part has booted	10	_	_	μS




AC General Purpose I/O Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 18. AC GPIO Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
F _{GPIO}	GPIO operating frequency	Normal strong mode port 0, 1	0	_	6 MHz for 1.71 V <v<sub>DD < 2.40 V 12 MHz for</v<sub>	MHz
			0	_	2.40 V < V _{DD} < 5.50 V	
T _{RISE23}	Rise time, strong mode, Cload = 50 pF ports 2 or 3	V _{DD} = 3.0 to 3.6 V, 10% – 90%	15	_	80	ns
T _{RISE23L}	Rise time, strong mode low supply, Cload = 50 pF, ports 2 or 3	V _{DD} = 1.71 to 3.0 V, 10% – 90%	15	_	80	ns
T _{RISE01}	Rise time, strong mode, Cload = 50 pF ports 0 or 1	V _{DD} = 3.0 to 3.6 V, 10% – 90% LDO enabled or disabled	10	-	50	ns
T _{RISE01L}	Rise time, strong mode low supply, Cload = 50 pF, ports 0 or 1	V _{DD} = 1.71 to 3.0 V, 10% – 90% LDO enabled or disabled	10	-	80	ns
T _{FALL}	Fall time, strong mode, Cload = 50 pF all ports	V _{DD} = 3.0 to 3.6 V, 10% – 90%	10	-	50	ns
T _{FALLL}	Fall time, strong mode low supply, Cload = 50 pF, all ports	V _{DD} = 1.71 to 3.0 V, 10% – 90%	10	_	70	ns

Figure 6. GPIO Timing Diagram






AC I²C Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 24. AC Characteristics of the I²C SDA and SCL Pins

Symbol	Symbol Description		Standard Mode		Fast Mode	
-			Max	Min	Max	
f _{SCL}	SCL clock frequency	0	100	0	400	kHz
t _{HD;STA}	Hold time (repeated) START condition. After this period, the first clock pulse is generated.	4.0	_	0.6	-	μS
t_{LOW}	LOW period of the SCL clock	4.7	_	1.3	_	μS
t _{HIGH}	HIGH period of the SCL clock	4.0	-	0.6	-	μS
t _{SU;STA}	Setup time for a repeated START condition	4.7	-	0.6	-	μS
t _{HD;DAT}	Data hold time	0	3.45	0	0.9	μS
t _{SU;DAT}	Data setup time	250	_	100 ^[20]	_	ns
t _{SU;STO}	Setup time for STOP condition	4.0	_	0.6	_	μS
t _{BUF}	Bus-free time between a STOP and START condition	4.7	_	1.3	-	μS
t _{SP}	Pulse width of spikes are suppressed by the input filter.	_	_	0	50	ns

Figure 8. Definition for Timing for Fast/Standard Mode on the I²C Bus



Note

^{20.} A Fast-Mode I²C-bus device can be used in a Standard Mode I²C-bus system, but the requirement t_{SU:DAT} ≥ 250 ns must then be met. This automatically be the case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t_{rmax} + t_{SU;DAT} = 1000 + 250 = 1250 ns (according to the Standard-Mode I²C-bus specification) before the SCL line is released.






Figure 10. SPI Master Mode 1 and 3

Table 26. SPI Slave AC Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
F _{SCLK}	SCLK clock frequency	-	_	-	4	MHz
T _{LOW}	SCLK low time	_	42	_	_	ns
T _{HIGH}	SCLK high time	-	42	_	_	ns
T _{SETUP}	MOSI to SCLK setup time	-	30	-	-	ns
T _{HOLD}	SCLK to MOSI hold time	_	50	_	_	ns
T _{SS_MISO}	SS high to MISO valid	-	_	_	153	ns
T _{SCLK_MISO}	SCLK to MISO valid	-	_	-	125	ns
T _{SS_HIGH}	SS high time	-	50	_	_	ns
T _{SS_CLK}	Time from SS low to first SCLK	_	2/SCLK	_	_	ns
T _{CLK SS}	Time from last SCLK to SS high	-	2/SCLK	-	-	ns







Figure 11. SPI Slave Mode 0 and 2










Figure 14. 32-Pin (5 × 5 × 0.55 mm) QFN

2. BASED ON REF JEDEC # MO-248

3. PACKAGE WEIGHT: 0.0388g

4. DIMENSIONS ARE IN MILLIMETERS

TOP VIEW

001-42168 *E

BOTTOM VIEW

Figure 15. 48-Pin (7 × 7 × 1.0 mm) QFN SIDE VIEW

7.00±0.10 -48 36 PIN 1 DOT 7.00±0.10 0.25±0.07 25 13 -0.40±0.10 -0.05 MAX -1.00 MAX 5.10±0.10-0.08

- 1. M HATCH AREA IS SOLDERABLE EXPOSED METAL.
- 2. REFERENCE JEDEC#: MO-220
- 3. PACKAGE WEIGHT: 13 \pm 1 mg
- 4. ALL DIMENSIONS ARE IN MILLIMETERS

001-13191 *G

Important Notes

- For information on the preferred dimensions for mounting QFN packages, see the following Application Note at http://www.amkor.com/products/notes_papers/MLFAppNote.pdf.
- Pinned vias for thermal conduction are not required for the low power PSoC device.



Thermal Impedances

Table 27. Thermal Impedances per Package

Package	Typical θ _{JA} ^[21]
24-QFN ^[22]	20.90 °C/W
32-QFN ^[22]	19.51 °C/W
48-QFN ^[22]	17.68 °C/W

Capacitance on Crystal Pins

Table 28. Typical Package Capacitance on Crystal Pins

Package	Package Capacitance
32-pin QFN	3.2 pF
48-pin QFN	3.3 pF

Solder Reflow Peak Temperature

This table lists the minimum solder reflow peak temperature to achieve good solderability.

Table 29. Solder Reflow Peak Temperature

Package	Maximum Peak Temperature	Time at Maximum Peak Temperature
24-pin QFN	260 °C	30 s
32-pin QFN	260 °C	30 s
48-pin QFN	260 °C	30 s

 ^{21.} T_J = T_A + Power x θ_{JA}.
 22. To achieve the thermal impedance specified for the QFN package, the center thermal pad must be soldered to the PCB ground plane.
 23. Higher temperatures may be required based on the solder melting point. Typical temperatures for solder are 220 ± 5 °C with Sn-Pb or 245 ± 5 °C with Sn-Ag-Cu paste. Refer to the solder manufacturer specifications.



Device Programmers

All device programmers are purchased from the Cypress Online Store.

CY3216 Modular Programmer

The CY3216 Modular Programmer kit features a modular programmer and the MiniProg1 programming unit. The modular programmer includes three programming module cards and supports multiple Cypress products. The kit includes:

- Modular Programmer Base
- Three Programming Module Cards
- MiniProg Programming Unit
- PSoC Designer Software CD

■ Getting Started Guide

■ USB 2.0 Cable

CY3207ISSP In-System Serial Programmer (ISSP)

The CY3207ISSP is a production programmer. It includes protection circuitry and an industrial case that is more robust than the MiniProg in a production programming environment. Note that CY3207ISSP needs special software and is not compatible with PSoC Programmer. The kit includes:

- CY3207 Programmer Unit
- PSoC ISSP Software CD
- 110 ~ 240 V Power Supply, Euro-Plug Adapter
- USB 2.0 Cable

Accessories (Emulation and Programming)

Table 30. Emulation and Programming Accessories

Part Number	Pin Package	Flex-Pod Kit ^[24]	Foot Kit ^[25]	Adapter ^[26]
CY8C20336H-24LQXI	24-pin QFN	CY3250-20366QFN	CY3250-24QFN-FK	See note 24
CY8C20446H-24LQXI	32-pin QFN	CY3250-20466QFN	CY3250-32QFN-FK	See note 26

Third Party Tools

Several tools have been specially designed by the following third-party vendors to accompany PSoC devices during development and production. Specific details for each of these tools can be found at http://www.cypress.com under Documentation > Evaluation Boards.

Build a PSoC Emulator into Your Board

For details on how to emulate your circuit before going to volume production using an on-chip debug (OCD) non-production PSoC device, refer Application Note "Debugging - Build a PSoC Emulator into Your Board - AN2323" at http://www.cypress.com/?rID2748.

Notes

- 24. Flex-Pod kit includes a practice flex-pod and a practice PCB, in addition to two flex-pods.
- 25. Foot kit includes surface mount feet that can be soldered to the target PCB.
- 26. Programming adapter converts non-DIP package to DIP footprint. Specific details and ordering information for each of the adapters can be found at http://www.emulation.com.
- 27. Dual-function digital I/O pins also connect to the common analog mux.
- 28. This part is available in limited quantities for in-circuit debugging during prototype development. It is not available in production volumes.




Ordering Information

The following table lists the CY8C20336H/CY8C20446H PSoC devices' key package features and ordering codes.

Table 31. PSoC Device Key Features and Ordering Information

Package	Ordering Code	Flash (KB)	SRAM (KB)	CapSense Blocks	Digital I/O Pins	Analog Inputs ^[27]	XRES Pin	USB
24-pin (4 × 4 × 0.6mm) QFN	CY8C20336H-24LQXI	8	1	1	20	20	Yes	No
32 pin (5 × 5 × 0.6 mm) QFN	CY8C20446H-24LQXI	16	2	1	28	28	Yes	No
48 pin (7 × 7 mm) QFN (OCD) ^[28]	CY8C20066A-24LTXI	32	2	1	36	36	Yes	Yes

Ordering Code Definitions





Document Conventions

Acronyms Used

The following table lists the acronyms that are used in this document.

Acronym	Description
AC	alternating current
ADC	analog-to-digital converter
API	application programming interface
CMOS	complementary metal oxide semiconductor
CPU	central processing unit
DAC	digital-to-analog converter
DC	direct current
EOP	end of packet
FSR	full scale range
GPIO	general purpose input/output
GUI	graphical user interface
I ² C	inter-integrated circuit
ICE	in-circuit emulator
IDAC	digital analog converter current
ILO	internal low speed oscillator
IMO	internal main oscillator
I/O	input/output
ISSP	in-system serial programming
LCD	liquid crystal display
LDO	low dropout (regulator)
LSB	least-significant bit
LVD	low voltage detect
MCU	micro-controller unit
MIPS	mega instructions per second
MISO	master in slave out
MOSI	master out slave in
MSB	most-significant bit
OCD	on-chip debugger
POR	power on reset
PPOR	precision power on reset
PSRR	power supply rejection ratio
PWRSYS	power system
PSoC®	Programmable System-on-Chip
SLIMO	slow internal main oscillator
SRAM	static random access memory
SNR	signal to noise ratio
QFN	quad flat no-lead
SCL	serial I ² C clock
SDA	serial I ² C data
SDATA	serial ISSP data
SPI	
	serial peripheral interface
SS	slave select
SSOP	shrink small outline package
TC	test controller
USB	universal serial bus
USB D+	USB Data +
USB D-	USB Data-
WLCSP	wafer level chip scale package
XTAL	crystal

Units of Measure

Table 32 lists all the abbreviations used to measure the PSoC devices.

Numeric Naming

Hexadecimal numbers are represented with all letters in uppercase with an appended lowercase 'h' (for example, '14h' or '3Ah'). Hexadecimal numbers may also be represented by a '0x' prefix, the C coding convention. Binary numbers have an appended lowercase 'b' (for example, 01010100b' or '01000011b'). Numbers not indicated by an 'h', 'b', or 0x are decimal.

Table 32. Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
dB	decibels
fF	femto farad
g	gram
Hz	hertz
KB	1024 bytes
Kbit	1024 bits
KHz	kilohertz
Ksps	kilo samples per second
kΩ	kilohm
MHz	megahertz
ΜΩ	megaohm
μΑ	microampere
μF	microfarad
μН	microhenry
μS	microsecond
μW	microwatts
mA	milli-ampere
ms	milli-second
mV	milli-volts
nA	nanoampere
ns	nanosecond
nV	nanovolts
Ω	ohm
pA	picoampere
pF	picofarad
pp	peak-to-peak
ppm	parts per million
ps	picosecond
sps	samples per second
S	sigma: one standard deviation
V	volts
W	watt



Document History Page

Document Title: CY8C20336H/CY8C20446H Haptics Enabled CapSense [®] Controller Document Number: 001-56223				
Revision	ECN	Origin of Change	Submission Date	Description of Change
**	2787411	VZD/AESA	10/15/2009	New datasheet.
*A	3016550	KEJO/KPOL	08/26/2010	Added CY8C20346H part. Updated 24-pin QFN and 32-pin QFN package diagrams. Content and format updated to match latest template.
*B	3089844	JPM	11/18/10	In Table 26, modified T_{LOW} and T_{HIGH} min values to 42. Updated T_{SS_HIGH} min value to 50; removed max value.
*C	3180479	YVA	02/23/11	Removed CY8C20346H part Changed title from CapSense Applications to Haptics Enabled CapSense Controller Updated Table 29 with Time at Maximum Temperature information
*D	3638625	YLIU/BVI	06/06/2012	Updated F _{SCLK} parameter in the SPI Slave AC Specifications table Updated Getting Started and Designing with PSoC Designer sections. Included Development Tools. Updated Software under Development Tool Selection section. Updated F _{SCLK} parameter in the Table 26, "SPI Slave AC Specifications," on page 24. Changed t _{OUT_HIGH} to t _{OUT_H} in Table 25, "SPI Master AC Specifications," on page 23 Updated package diagrams: 001-13937 to *D 001-13191 to *F
*E	3822568	DST	11/27/2012	Updated package diagrams: 001-13937 to *E 001-42168 to *E 001-13191 to *G