

Welcome to [E-XFL.COM](#)

**[Embedded - Microcontrollers - Application Specific](#): Tailored Solutions for Precision and Performance**

**[Embedded - Microcontrollers - Application Specific](#)**

represents a category of microcontrollers designed with unique features and capabilities tailored to specific application needs. Unlike general-purpose microcontrollers, application-specific microcontrollers are optimized for particular tasks, offering enhanced performance, efficiency, and functionality to meet the demands of specialized applications.

**[What Are Embedded - Microcontrollers - Application Specific?](#)**

Application specific microcontrollers are engineered to

**Details**

Product Status	Obsolete
Applications	Capacitive Sensing
Core Processor	M8C
Program Memory Type	FLASH (16kB)
Controller Series	CY8C20xx6A
RAM Size	2K x 8
Interface	I <sup>2</sup> C, SPI
Number of I/O	28
Voltage - Supply	1.71V ~ 5.5V
Operating Temperature	-40°C ~ 85°C
Mounting Type	Surface Mount
Package / Case	32-UFQFN Exposed Pad
Supplier Device Package	32-QFN (5x5)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/cy8c20446as-24lqxi">https://www.e-xfl.com/product-detail/infineon-technologies/cy8c20446as-24lqxi</a>

## Contents

<b>PSoC® Functional Overview .....</b>	<b>4</b>	AC Chip-Level Specifications .....	18
PSoC Core .....	4	AC General Purpose I/O Specifications .....	19
CapSense System .....	4	AC Comparator Specifications .....	20
Haptics TS2000 Controller .....	4	AC External Clock Specifications .....	20
Additional System Resources .....	5	AC Programming Specifications .....	21
<b>Getting Started .....</b>	<b>5</b>	AC I2C Specifications .....	22
Application Notes .....	5	<b>Packaging Information .....</b>	<b>26</b>
Development Kits .....	5	Thermal Impedances .....	28
Training .....	5	Capacitance on Crystal Pins .....	28
CYPros Consultants .....	5	Solder Reflow Peak Temperature .....	28
Solutions Library .....	5	<b>Development Tool Selection .....</b>	<b>29</b>
Technical Support .....	5	Software .....	29
<b>Development Tools .....</b>	<b>6</b>	Development Kits .....	29
PSoC Designer Software Subsystems .....	6	<b>Evaluation Tools .....</b>	<b>29</b>
<b>Designing with PSoC Designer .....</b>	<b>7</b>	Device Programmers .....	30
Select User Modules .....	7	Accessories (Emulation and Programming) .....	30
Configure User Modules .....	7	Third Party Tools .....	30
Organize and Connect .....	7	Build a PSOC Emulator into Your Board .....	30
Generate, Verify, and Debug .....	7	<b>Ordering Information .....</b>	<b>31</b>
<b>Pinouts .....</b>	<b>8</b>	Ordering Code Definitions .....	31
24-Pin QFN .....	8	<b>Document Conventions .....</b>	<b>32</b>
32-Pin QFN .....	9	Acronyms Used .....	32
48-Pin QFN OCD .....	10	Units of Measure .....	32
<b>Electrical Specifications .....</b>	<b>11</b>	Numeric Naming .....	32
Absolute Maximum Ratings .....	11	<b>Glossary .....</b>	<b>33</b>
Operating Temperature .....	11	<b>Reference Documents .....</b>	<b>33</b>
DC Chip-Level Specifications .....	12	<b>Document History Page .....</b>	<b>34</b>
DC General Purpose I/O Specifications .....	13	<b>Sales, Solutions, and Legal Information .....</b>	<b>35</b>
DC Analog Mux Bus Specifications .....	15	Worldwide Sales and Design Support .....	35
DC Low Power Comparator Specifications .....	15	Products .....	35
Comparator User Module Electrical Specifications .....	16	PSoC Solutions .....	35
ADC Electrical Specifications .....	16		
DC POR and LVD Specifications .....	17		
DC Programming Specifications .....	17		

## Additional System Resources

System resources provide additional capability, such as configurable USB and I<sup>2</sup>C slave, SPI master/slave communication interface, three 16-bit programmable timers, and various system resets supported by the M8C.

These system resources provide additional capability useful to complete systems. Additional resources include low voltage detection and power on reset. The merits of each system resource are listed here:

- The I<sup>2</sup>C slave/SPI master-slave module provides 50/100/400 kHz communication over two wires. SPI communication over three or four wires runs at speeds of 46.9 kHz to 3 MHz (lower for a slower system clock).
- The I<sup>2</sup>C hardware address recognition feature reduces the already low power consumption by eliminating the need for CPU intervention until a packet addressed to the target device is received.
- The I<sup>2</sup>C enhanced slave interface appears as a 32-byte RAM buffer to the external I<sup>2</sup>C master. Using a simple predefined protocol, the master controls the read and write pointers into the RAM. When this method is enabled, the slave does not stall the bus when receiving data bytes in active mode. For usage details, refer to the application note [I<sup>2</sup>C Enhanced Slave Operation - AN56007](#).
- Low voltage detection (LVD) interrupts can signal the application of falling voltage levels, while the advanced power-on-reset (POR) circuit eliminates the need for a system supervisor.
- An internal reference provides an absolute reference for capacitive sensing.
- A register-controlled bypass mode allows the user to disable the LDO regulator.

## Getting Started

For in depth information, along with detailed programming details, see the PSoC® [Technical Reference Manual](#).

For up-to-date ordering, packaging, and electrical specification information, see the latest [PSoC device datasheets](#) on the web.

## Application Notes

[Cypress application notes](#) are an excellent introduction to the wide variety of possible PSoC designs.

## Development Kits

[PSoC Development Kits](#) are available online from and through a growing number of regional and global distributors, which include Arrow, Avnet, Digi-Key, Farnell, Future Electronics, and Newark.

## Training

[Free PSoC technical training](#) (on demand, webinars, and workshops), which is available online via [www.cypress.com](http://www.cypress.com), covers a wide variety of topics and skill levels to assist you in your designs.

## CYPros Consultants

Certified PSoC consultants offer everything from technical assistance to completed PSoC designs. To contact or become a PSoC consultant go to the [CYPros Consultants](#) web site.

## Solutions Library

Visit our growing [library of solution focused designs](#). Here you can find various application designs that include firmware and hardware design files that enable you to complete your designs quickly.

## Technical Support

[Technical support](#) – including a searchable Knowledge Base articles and technical forums – is also available online. If you cannot find an answer to your question, call our Technical Support hotline at 1-800-541-4736.

## Pinouts

The CY8C20336H/CY8C20446H PSoC device is available in a variety of packages which are listed and illustrated in the following tables. Every port pin (labeled with a "P") is capable of digital I/O and connection to the common analog bus. However, V<sub>SS</sub>, V<sub>DD</sub>, and XRES are not capable of digital I/O.


### 24-Pin QFN

**Table 1. Pin Definitions - CY8C20336H [3, 4]**

Pin No.	Type		Name	Description
	Digital	Analog		
1	I/O	I	P2[5]	Crystal output (XOut)
2	I/O	I	P2[3]	Crystal input (XIn)
3	I/O	I	P2[1]	
4	IOHR	I	P1[7]	I <sup>2</sup> C SCL, SPI SS
5	IOHR	I	P1[5]	I <sup>2</sup> C SDA, SPI MISO
6	IOHR	I	P1[3]	SPI CLK
7	IOHR	I	P1[1]	ISSP CLK <sup>[5]</sup> , I <sup>2</sup> C SCL, SPI MOSI
8			NC	No connection
9	Power		Vss	Ground connection
10	IOHR	I	P1[0]	ISSP DATA <sup>[5]</sup> , I <sup>2</sup> C SDA, SPI CLK
11	IOHR	I	P1[2]	
12	IOHR	I	P1[4]	Optional external clock input (EXTCLK)
13	IOHR	I	P1[6]	
14	Input		XRES	Active high external reset with internal pull down
15	I/O	I	P2[0]	
16	IOH	I	P0[0]	
17	IOH	I	P0[2]	
18	IOH	I	P0[4]	
19	IOH	I	P0[6]	
20	Power		V <sub>DD</sub>	Supply voltage
21	IOH	I	P0[7]	
22	IOH	I	P0[5]	
23	IOH	I	P0[3]	Integrating input
24	IOH	I	P0[1]	Integrating input
CP	Power		V <sub>SS</sub>	Center pad must be connected to ground

LEGEND A = Analog, I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output.

**Figure 2. CY8C20336H PSoC Device**



### Notes

3. During power-up or reset event, device P1[1] and P1[0] may disturb the I<sup>2</sup>C bus. Use alternate pins if you encounter any issues.
4. The center pad (CP) on the QFN package must be connected to ground (V<sub>SS</sub>) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal.
5. These are the ISSP pins, which are not High Z at POR (Power On Reset).

## 48-Pin QFN OCD

The 48-pin QFN part is for the CY8C20066A On-Chip Debug (OCD) PSoC device. Note that this part is only used for in-circuit debugging.<sup>[9]</sup>

**Table 3. Pin Definitions - CY8C20066A PSoC Device** <sup>[10, 11]</sup>

Pin No.	Digital	Analog	Name	Description
1			OCDOE	OCD mode direction pin
2	I/O	I	P2[7]	
3	I/O	I	P2[5]	Crystal output (XOut)
4	I/O	I	P2[3]	Crystal input (XIn)
5	I/O	I	P2[1]	
6	I/O	I	P4[3]	
7	I/O	I	P4[1]	
8	I/O	I	P3[7]	
9	I/O	I	P3[5]	
10	I/O	I	P3[3]	
11	I/O	I	P3[1]	
12	IOHR	I	P1[7]	I <sup>2</sup> C SCL, SPI SS
13	IOHR	I	P1[5]	I <sup>2</sup> C SDA, SPI MISO
14			CCLK	OCD CPU clock output
15			HCLK	OCD high speed clock output
16	IOHR	I	P1[3]	SPI CLK.
17	IOHR	I	P1[1]	ISSP CLK <sup>[12]</sup> , I <sup>2</sup> C SCL, SPI MOSI
18	Power		Vss	Ground connection
19	I/O		D+	USB D+
20	I/O		D-	USB D-
21	Power		V <sub>DD</sub>	Supply voltage
22	IOHR	I	P1[0]	ISSP DATA <sup>[12]</sup> , I <sup>2</sup> C SDA, SPI CLK
23	IOHR	I	P1[2]	
24	IOHR	I	P1[4]	Optional external clock input (EXTCLK)
25	IOHR	I	P1[6]	
26	Input	XRES		Active high external reset with internal pull down
27	I/O	I	P3[0]	
28	I/O	I	P3[2]	
29	I/O	I	P3[4]	
30	I/O	I	P3[6]	
31	I/O	I	P4[0]	
32	I/O	I	P4[2]	
33	I/O	I	P2[0]	
34	I/O	I	P2[2]	
35	I/O	I	P2[4]	
36	I/O	I	P2[6]	


Pin No.	Digital	Analog	Name	Description
37	IOH	I	P0[0]	
38	IOH	I	P0[2]	
39	IOH	I	P0[4]	
40	IOH	I	P0[6]	
41	Power		V <sub>DD</sub>	Supply voltage
42			OCDO	OCD even data I/O
43			OCDE	OCD odd data output
44	IOH	I	P0[7]	
45	IOH	I	P0[5]	
46	IOH	I	P0[3]	Integrating input
47	Power		V <sub>SS</sub>	Ground connection
48	IOH	I	P0[1]	
CP	Power		V <sub>SS</sub>	Center pad must be connected to ground

**LEGEND** A = Analog, I = Input, O = Output, NC = No Connection H = 5 mA High Output Drive, R = Regulated Output.

### Notes

9. This part is available in limited quantities for In-Circuit Debugging during prototype development. It is not available in production volumes.
10. During power-up or reset event, device P1[1] and P1[0] may disturb the I<sup>2</sup>C bus. Use alternate pins if you encounter any issues.
11. The center pad (CP) on the QFN package must be connected to ground (Vss) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal.
12. These are the ISSP pins, which are not High Z at power on reset (POR).


**Figure 4. CY8C20066A PSoC Device**



## Electrical Specifications

This section presents the DC and AC electrical specifications of the CY8C20x36H/46H PSoC devices. For the latest electrical specifications, confirm that you have the most recent data sheet by visiting the web at <http://www.cypress.com/psoc>.

**Figure 5. Voltage versus CPU Frequency**



### Absolute Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

**Table 4. Absolute Maximum Ratings**

Symbol	Description	Conditions	Min	Typ	Max	Units
T <sub>STG</sub>	Storage temperature	Higher storage temperatures reduce data retention time. Recommended Storage Temperature is +25 °C ± 25 °C. Extended duration storage temperatures above 85 °C degrades reliability.	-55	+25	+125	°C
V <sub>DD</sub>	Supply voltage relative to V <sub>SS</sub>		-0.5	-	+6.0	V
V <sub>IO</sub>	DC input voltage		V <sub>SS</sub> - 0.5	-	V <sub>DD</sub> + 0.5	V
V <sub>IOZ</sub>	DC voltage applied to tristate		V <sub>SS</sub> - 0.5	-	V <sub>DD</sub> + 0.5	V
I <sub>MIO</sub>	Maximum current into any port pin		-25	-	+50	mA
ESD	Electrostatic discharge voltage	Human body model ESD	2000	-	-	V
LU	<a href="#">Latch up current</a>	In accordance with JESD78 standard	-	-	200	mA

### Operating Temperature

**Table 5. Operating Temperature**

Symbol	Description	Conditions	Min	Typ	Max	Units
T <sub>A</sub>	Ambient temperature		-40	-	+85	°C
T <sub>C</sub>	Commercial temperature range		0	-	70	°C
T <sub>J</sub>	Operational die temperature	The temperature rise from ambient to junction is package specific. Refer the table <a href="#">Thermal Impedances per Package</a> on page 28. The user must limit the power consumption to comply with this requirement.	-40	-	+100	°C

## DC Chip-Level Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

**Table 6. DC Chip-Level Specifications**

Symbol	Description	Conditions	Min	Typ	Max	Units
$V_{DD}^{[13]}$	Supply voltage	Refer the table <a href="#">DC POR and LVD Specifications on page 17</a>	1.71	—	5.50	V
$I_{DD24}$	Supply current, IMO = 24 MHz	Conditions are $V_{DD} \leq 3.0$ V, $T_A = 25$ °C, CPU = 24 MHz. CapSense running at 12 MHz, no I/O sourcing current	—	3.32	4.00	mA
$I_{DD12}$	Supply current, IMO = 12 MHz	Conditions are $V_{DD} \leq 3.0$ V, $T_A = 25$ °C, CPU = 12 MHz. CapSense running at 12 MHz, no I/O sourcing current	—	1.86	2.60	mA
$I_{DD6}$	Supply current, IMO = 6 MHz	Conditions are $V_{DD} \leq 3.0$ V, $T_A = 25$ °C, CPU = 6 MHz. CapSense running at 6 MHz, no I/O sourcing current	—	1.13	1.80	mA
$I_{SB0}$	Deep sleep current	$V_{DD} \leq 3.0$ V, $T_A = 25$ °C, I/O regulator turned off	—	0.10	0.50	µA
$I_{SB1}$	Standby current with POR, LVD, and sleep timer	$V_{DD} \leq 3.0$ V, $T_A = 25$ °C, I/O regulator turned off	—	1.07	1.50	µA

**Note**

13. When  $V_{DD}$  remains in the range from 1.71 V to 1.9 V for more than 50 µsec, the slew rate when moving from the 1.71 V to 1.9 V range to greater than 2 V must be slower than 1 V/500 usec to avoid triggering POR. The only other restriction on slew rates for any other voltage range or transition is the  $\dot{V}_{POWER\_UP}$  parameter.

## DC General Purpose I/O Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 3.0 V to 5.5 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , 2.4 V to 3.0 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 1.71 V to 2.4 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

**Table 7. 3.0 V to 5.5 V DC GPIO Specifications**

Symbol	Description	Conditions	Min	Typ	Max	Units
R <sub>PU</sub>	Pull-up resistor		4	5.60	8	kΩ
V <sub>OH1</sub>	High output voltage port 2 or 3 pins	I <sub>OH</sub> ≤ 10 μA, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> – 0.20	–	–	V
V <sub>OH2</sub>	High output voltage port 2 or 3 pins	I <sub>OH</sub> = 1 mA, maximum of 20 mA source current in all I/Os	V <sub>DD</sub> – 0.90	–	–	V
V <sub>OH3</sub>	High output voltage port 0 or 1 pins with LDO regulator disabled for port 1	I <sub>OH</sub> < 10 μA, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> – 0.20	–	–	V
V <sub>OH4</sub>	High output voltage port 0 or 1 pins with LDO regulator disabled for port 1	I <sub>OH</sub> = 5 mA, maximum of 20 mA source current in all I/Os	V <sub>DD</sub> – 0.90	–	–	V
V <sub>OH5</sub>	High output voltage port 1 pins with LDO regulator enabled for 3 V out	I <sub>OH</sub> < 10 μA, V <sub>DD</sub> > 3.1 V, maximum of 4 I/Os all sourcing 5 mA	2.85	3.00	3.30	V
V <sub>OH6</sub>	High output voltage port 1 pins with LDO regulator enabled for 3 V out	I <sub>OH</sub> = 5 mA, V <sub>DD</sub> > 3.1 V, maximum of 20 mA source current in all I/Os	2.20	–	–	V
V <sub>OH7</sub>	High output voltage port 1 pins with LDO enabled for 2.5 V out	I <sub>OH</sub> < 10 μA, V <sub>DD</sub> > 2.7 V, maximum of 20 mA source current in all I/Os	2.35	2.50	2.75	V
V <sub>OH8</sub>	High output voltage port 1 pins with LDO enabled for 2.5 V out	I <sub>OH</sub> = 2 mA, V <sub>DD</sub> > 2.7 V, maximum of 20 mA source current in all I/Os	1.90	–	–	V
V <sub>OH9</sub>	High output voltage port 1 pins with LDO enabled for 1.8 V out	I <sub>OH</sub> < 10 μA, V <sub>DD</sub> > 2.7 V, maximum of 20 mA source current in all I/Os	1.60	1.80	2.10	V
V <sub>OH10</sub>	High output voltage port 1 pins with LDO enabled for 1.8 V out	I <sub>OH</sub> = 1 mA, V <sub>DD</sub> > 2.7 V, maximum of 20 mA source current in all I/Os	1.20	–	–	V
V <sub>OL</sub>	Low output voltage	I <sub>OL</sub> = 25 mA, V <sub>DD</sub> > 3.3 V, maximum of 60 mA sink current on even port pins (for example, P0[2] and P1[4]) and 60 mA sink current on odd port pins (for example, P0[3] and P1[5])	–	–	0.75	V
V <sub>IL</sub>	Input low voltage		–	–	0.80	V
V <sub>IH</sub>	Input high voltage		2.00	–	–	V
V <sub>H</sub>	Input hysteresis voltage		–	80	–	mV
I <sub>IL</sub>	Input leakage (absolute value)		–	0.001	1	μA
C <sub>PIN</sub>	Pin capacitance	Package and pin dependent Temp = 25 °C	0.50	1.70	7	pF

**Table 8. 2.4 V to 3.0 V DC GPIO Specifications**

Symbol	Description	Conditions	Min	Typ	Max	Units
R <sub>PU</sub>	Pull-up resistor		4	5.60	8	kΩ
V <sub>OH1</sub>	High output voltage port 2 or 3 pins	I <sub>OH</sub> < 10 μA, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> – 0.20	–	–	V
V <sub>OH2</sub>	High output voltage port 2 or 3 pins	I <sub>OH</sub> = 0.2 mA, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> – 0.40	–	–	V
V <sub>OH3</sub>	High output voltage port 0 or 1 pins with LDO regulator disabled for port 1	I <sub>OH</sub> < 10 μA, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> – 0.20	–	–	V
V <sub>OH4</sub>	High output voltage port 0 or 1 pins with LDO regulator disabled for port 1	I <sub>OH</sub> = 2 mA, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> – 0.50	–	–	V
V <sub>OH5A</sub>	High output voltage port 1 pins with LDO enabled for 1.8 V out	I <sub>OH</sub> < 10 μA, V <sub>DD</sub> > 2.4 V, maximum of 20 mA source current in all I/Os	1.50	1.80	2.10	V
V <sub>OH6A</sub>	High output voltage port 1 pins with LDO enabled for 1.8 V out	I <sub>OH</sub> = 1 mA, V <sub>DD</sub> > 2.4 V, maximum of 20 mA source current in all I/Os	1.20	–	–	V
V <sub>OL</sub>	Low output voltage	I <sub>OL</sub> = 10 mA, maximum of 30 mA sink current on even port pins (for example, P0[2] and P1[4]) and 30 mA sink current on odd port pins (for example, P0[3] and P1[5])	–	–	0.75	V
V <sub>IL</sub>	Input low voltage		–	–	0.72	V
V <sub>IH</sub>	Input high voltage		1.40	–	–	V
V <sub>H</sub>	Input hysteresis voltage		–	80	–	mV
I <sub>IL</sub>	Input leakage (absolute value)		–	1	1000	nA
C <sub>PIN</sub>	Capacitive load on pins	Package and pin dependent Temp = 25 °C	0.50	1.70	7	pF

**Table 9. 1.71 V to 2.4 V DC GPIO Specifications**

Symbol	Description	Conditions	Min	Typ	Max	Units
R <sub>PU</sub>	Pull-up resistor		4	5.60	8	kΩ
V <sub>OH1</sub>	High output voltage port 2 or 3 pins	I <sub>OH</sub> = 10 μA, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> – 0.20	–	–	V
V <sub>OH2</sub>	High output voltage port 2 or 3 pins	I <sub>OH</sub> = 0.5 mA, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> – 0.50	–	–	V
V <sub>OH3</sub>	High output voltage port 0 or 1 pins with LDO regulator disabled for port 1	I <sub>OH</sub> = 100 μA, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> – 0.20	–	–	V
V <sub>OH4</sub>	High output voltage port 0 or 1 pins with LDO regulator disabled for port 1	I <sub>OH</sub> = 2 mA, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> – 0.50	–	–	V
V <sub>OL</sub>	Low output voltage	I <sub>OL</sub> = 5 mA, maximum of 20 mA sink current on even port pins (for example, P0[2] and P1[4]) and 30 mA sink current on odd port pins (for example, P0[3] and P1[5])	–	–	0.40	V
V <sub>IL</sub>	Input low voltage		–	–	0.30 × V <sub>DD</sub>	V
V <sub>IH</sub>	Input high voltage		0.65 × V <sub>DD</sub>	–	–	V

**Table 9. 1.71 V to 2.4 V DC GPIO Specifications (continued)**

Symbol	Description	Conditions	Min	Typ	Max	Units
V <sub>H</sub>	Input hysteresis voltage		–	80	–	mV
I <sub>IL</sub>	Input leakage (absolute value)		–	1	1000	nA
C <sub>PIN</sub>	Capacitive load on pins	Package and pin dependent Temp = 25 °C	0.50	1.70	7	pF

**Table 10. DC Characteristics – USB Interface**

Symbol	Description	Conditions	Min	Typ	Max	Units
Rusbi	USB D+ pull-up resistance	With idle bus	900	–	1575	Ω
Rusba	USB D+ pull-up resistance	While receiving traffic	1425	–	3090	Ω
Vohusb	Static output high		2.8	–	3.6	V
Volusb	Static output low		–	–	0.3	V
Vdi	Differential input sensitivity		0.2	–	–	V
Vcm	Differential input common mode range		0.8	–	2.5	V
Vse	Single-ended receiver threshold		0.8	–	2.0	V
Cin	Transceiver capacitance		–	–	50	pF
Iio	High-Z state data line leakage	On D+ or D- line	–10	–	+10	μA
Rps2	PS/2 pull-up resistance		3000	5000	7000	Ω
Rext	External USB series resistor	In series with each USB pin	21.78	22.0	22.22	Ω

### DC Analog Mux Bus Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

**Table 11. DC Analog Mux Bus Specifications**

Symbol	Description	Conditions	Min	Typ	Max	Units
R <sub>SW</sub>	Switch resistance to common analog bus		–	–	800	Ω
R <sub>GND</sub>	Resistance of initialization switch to V <sub>SS</sub>		–	–	800	Ω

The maximum pin voltage for measuring R<sub>SW</sub> and R<sub>GND</sub> is 1.8 V

### DC Low Power Comparator Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

**Table 12. DC Comparator Specifications**

Symbol	Description	Conditions	Min	Typ	Max	Units
V <sub>LPC</sub>	Low power comparator (LPC) common mode	Maximum voltage limited to V <sub>DD</sub>	0.0	–	1.8	V
I <sub>LPC</sub>	LPC supply current		–	10	40	μA
V <sub>OSLPC</sub>	LPC voltage offset		–	2.5	30	mV

### Comparator User Module Electrical Specifications

The following table lists the guaranteed maximum and minimum specifications. Unless stated otherwise, the specifications are for the entire device voltage and temperature operating range:  $-40^{\circ}\text{C} \leq \text{TA} \leq 85^{\circ}\text{C}$ ,  $1.71\text{ V} \leq \text{V}_{\text{DD}} \leq 5.5\text{ V}$ .

**Table 13. Comparator User Module Electrical Specifications**

Symbol	Description	Conditions	Min	Typ	Max	Units
$T_{\text{COMP}}$	Comparator response time	50-mV overdrive	–	70	100	ns
Offset		Valid from 0.2 V to $\text{V}_{\text{DD}} - 0.2\text{ V}$	–	2.5	30	mV
Current		Average DC current, 50 mV overdrive	–	20	80	$\mu\text{A}$
PSRR	Supply voltage > 2 V	Power supply rejection ratio	–	80	–	dB
	Supply voltage < 2 V	Power supply rejection ratio	–	40	–	dB
Input Range			0	–	1.5	V

### ADC Electrical Specifications

**Table 14. ADC User Module Electrical Specifications**

Symbol	Description	Conditions	Min	Typ	Max	Units
<b>Input</b>						
$V_{\text{IN}}$	Input voltage range		0	–	$V_{\text{REFADC}}$	V
$C_{\text{IIN}}$	Input capacitance		–	–	5	pF
$R_{\text{IN}}$	Input resistance	Equivalent switched cap input resistance for 8-, 9-, or 10-bit resolution	$1/(500\text{fF} \times \text{data clock})$	$1/(400\text{fF} \times \text{data clock})$	$1/(300\text{fF} \times \text{data clock})$	$\Omega$
<b>Reference</b>						
$V_{\text{REFADC}}$	ADC reference voltage		1.14	–	1.26	V
<b>Conversion Rate</b>						
$F_{\text{CLK}}$	Data clock	Source is chip's internal main oscillator. See <a href="#">AC Chip-Level Specifications on page 18</a> for accuracy	2.25	–	6	MHz
S8	8-bit sample rate	Data clock set to 6 MHz. Sample Rate = $0.001/(2^{\text{Resolution}}/\text{Data clock})$	–	23.43	–	kspS
S10	10-bit sample rate	Data clock set to 6 MHz. Sample Rate = $0.001/(2^{\text{Resolution}}/\text{Data clock})$	–	5.85	–	kspS
<b>DC Accuracy</b>						
RES	Resolution	Can be set to 8-, 9-, or 10-bit	8	–	10	bits
DNL	Differential nonlinearity		–1	–	+2	LSB
INL	Integral nonlinearity		–2	–	+2	LSB
$E_{\text{OFFSET}}$	Offset error	8-bit resolution	0	3.20	19.20	LSB
		10-bit resolution	0	12.80	76.80	LSB
$E_{\text{GAIN}}$	Gain error	For any resolution	–5	–	+5	%FSR
<b>Power</b>						
$I_{\text{ADC}}$	Operating current		–	2.10	2.60	mA
PSRR	Power supply rejection ratio	PSRR ( $\text{V}_{\text{DD}} > 3.0\text{ V}$ )	–	24	–	dB
		PSRR ( $\text{V}_{\text{DD}} < 3.0\text{ V}$ )	–	30	–	dB

## DC POR and LVD Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

**Table 15. DC POR and LVD Specifications**

Symbol	Description	Conditions	Min	Typ	Max	Units
$V_{POR0}$	1.66 V selected in PSoC Designer	$V_{DD}$ must be greater than or equal to 1.71 V during startup, reset from the XRES pin, or reset from watchdog.	1.61	1.66	1.71	V
$V_{POR1}$	2.36 V selected in PSoC Designer		—	2.36	2.41	
$V_{POR2}$	2.60 V selected in PSoC Designer		—	2.60	2.66	
$V_{POR3}$	2.82 V selected in PSoC Designer		—	2.82	2.95	
$V_{LVD0}$	2.45 V selected in PSoC Designer		2.40	2.45	2.51	V
$V_{LVD1}$	2.71 V selected in PSoC Designer		2.64 <sup>[14]</sup>	2.71	2.78	
$V_{LVD2}$	2.92 V selected in PSoC Designer		2.85 <sup>[15]</sup>	2.92	2.99	
$V_{LVD3}$	3.02 V selected in PSoC Designer		2.95 <sup>[16]</sup>	3.02	3.09	
$V_{LVD4}$	3.13 V selected in PSoC Designer		3.06	3.13	3.20	
$V_{LVD5}$	1.90 V selected in PSoC Designer		1.84	1.90	2.32	
$V_{LVD6}$	1.80 V selected in PSoC Designer		1.75 <sup>[17]</sup>	1.80	1.84	
$V_{LVD7}$	4.73 V selected in PSoC Designer		4.62	4.73	4.83	

## DC Programming Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

**Table 16. DC Programming Specifications**

Symbol	Description	Conditions	Min	Typ	Max	Units
$V_{dd\_{IWRITE}}$	Supply voltage for flash write operations		1.71	—	5.25	V
$I_{DDP}$	Supply current during programming or verify		—	5	25	mA
$V_{ILP}$	Input low voltage during programming or verify	See the appropriate <a href="#">DC General Purpose I/O Specifications on page 13</a>	—	—	$V_{IL}$	V
$V_{IHP}$	Input high voltage during programming or verify	See appropriate <a href="#">DC General Purpose I/O Specifications on page 13</a> table on pages 15 or 16	$V_{IH}$	—	—	V
$I_{ILP}$	Input current when applying $V_{ILP}$ to P1[0] or P1[1] during programming or verify	Driving internal pull-down resistor	—	—	0.2	mA
$I_{IHP}$	Input current when applying $V_{IHP}$ to P1[0] or P1[1] during programming or verify	Driving internal pull-down resistor	—	—	1.5	mA
$V_{OLP}$	Output low voltage during programming or verify		—	—	$V_{SS} + 0.75$	V
$V_{OHP}$	Output high voltage during programming or verify	See appropriate <a href="#">DC General Purpose I/O Specifications on page 13</a> table on page 16. For $V_{DD} > 3$ V use $V_{OH4}$ in <a href="#">Table 5 on page 11</a> .	$V_{OH}$	—	$V_{DD}$	V
$Flash_{ENPB}$	Flash write endurance	Erase/write cycles per block	50,000	—	—	-
$Flash_{DR}$	Flash data retention	Following maximum flash write cycles; ambient temperature of 55 °C	10	20	—	Years

### Notes

14. Always greater than 50 mV above  $V_{PPOR1}$  voltage for falling supply.
15. Always greater than 50 mV above  $V_{PPOR2}$  voltage for falling supply.
16. Always greater than 50 mV above  $V_{PPOR3}$  voltage for falling supply.
17. Always greater than 50 mV above  $V_{PPOR0}$  voltage for falling supply.

## AC Chip-Level Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

**Table 17. AC Chip-Level Specifications**


Symbol	Description	Conditions	Min	Typ	Max	Units
$F_{IMO24}$	IMO frequency at 24-MHz setting		22.8	24	25.2	MHz
$F_{IMO12}$	IMO frequency at 12-MHz setting		11.4	12	12.6	MHz
$F_{IMO6}$	IMO frequency at 6-MHz setting		5.7	6.0	6.3	MHz
$F_{CPU}$	CPU frequency		0.75	—	25.20	MHz
$F_{32K1}$	ILO frequency		19	32	50	kHz
$F_{32K\_U}$	ILO untrimmed frequency		13	32	82	kHz
$DC_{IMO}$	Duty cycle of IMO		40	50	60	%
$DC_{ILO}$	ILO duty cycle		40	50	60	%
$SR_{POWER\_UP}$	Power supply slew rate	$V_{DD}$ slew rate during power-up	—	—	250	V/ms
$T_{XRST}$	External reset pulse width at power-up	After supply voltage is valid	1	—	—	ms
$T_{XRST2}$	External reset pulse width after power-up <sup>[18]</sup>	Applies after part has booted	10	—	—	$\mu$ s


**Note**

18. The minimum required XRES pulse length is longer when programming the device (see [Table 23 on page 21](#)).

**Table 25. SPI Master AC Specifications**

Symbol	Description	Conditions	Min	Typ	Max	Units
$F_{SCLK}$	SCLK clock frequency	$V_{DD} \geq 2.4 \text{ V}$ $V_{DD} < 2.4 \text{ V}$	—	—	6	MHz
DC	SCLK duty cycle		—	50	—	%
$T_{SETUP}$	MISO to SCLK setup time	$V_{DD} \geq 2.4 \text{ V}$ $V_{DD} < 2.4 \text{ V}$	60 100	—	—	ns
$T_{HOLD}$	SCLK to MISO hold time		40	—	—	ns
$T_{OUT\_VAL}$	SCLK to MOSI valid time		—	—	40	ns
$T_{OUT\_H}$	MOSI high time		40	—	—	ns


**Figure 9. SPI Master Mode 0 and 2**
**SPI Master, modes 0 and 2**


**Figure 10. SPI Master Mode 1 and 3**
**SPI Master, modes 1 and 3**

**Table 26. SPI Slave AC Specifications**

Symbol	Description	Conditions	Min	Typ	Max	Units
$F_{SCLK}$	SCLK clock frequency	—	—	—	4	MHz
$T_{LOW}$	SCLK low time	—	42	—	—	ns
$T_{HIGH}$	SCLK high time	—	42	—	—	ns
$T_{SETUP}$	MOSI to SCLK setup time	—	30	—	—	ns
$T_{HOLD}$	SCLK to MOSI hold time	—	50	—	—	ns
$T_{SS\_MISO}$	SS high to MISO valid	—	—	—	153	ns
$T_{SCLK\_MISO}$	SCLK to MISO valid	—	—	—	125	ns
$T_{SS\_HIGH}$	SS high time	—	50	—	—	ns
$T_{SS\_CLK}$	Time from SS low to first SCLK	—	2/SCLK	—	—	ns
$T_{CLK\_SS}$	Time from last SCLK to SS high	—	2/SCLK	—	—	ns


**Figure 11. SPI Slave Mode 0 and 2**


**SPI Slave, modes 0 and 2**



**Figure 12. SPI Slave Mode 1 and 3**


**SPI Slave, modes 1 and 3**



**Figure 14. 32-Pin (5 × 5 × 0.55 mm) QFN**

NOTES:

1. HATCH AREA IS SOLDERABLE EXPOSED PAD
2. BASED ON REF JEDEC # MO-248
3. PACKAGE WEIGHT: 0.0388g
4. DIMENSIONS ARE IN MILLIMETERS

001-42168 \*E

**Figure 15. 48-Pin (7 × 7 × 1.0 mm) QFN**

NOTES:

1. HATCH AREA IS SOLDERABLE EXPOSED METAL.
2. REFERENCE JEDEC#: MO-220
3. PACKAGE WEIGHT: 13 ± 1 mg
4. ALL DIMENSIONS ARE IN MILLIMETERS

001-13191 \*G

**Important Notes**

- For information on the preferred dimensions for mounting QFN packages, see the following Application Note at [http://www.amkor.com/products/notes\\_papers/MLFAppNote.pdf](http://www.amkor.com/products/notes_papers/MLFAppNote.pdf).
- Pinned vias for thermal conduction are not required for the low power PSoC device.

## Device Programmers

All device programmers are purchased from the Cypress Online Store.

### CY3216 Modular Programmer

The [CY3216 Modular Programmer kit](#) features a modular programmer and the MiniProg1 programming unit. The modular programmer includes three programming module cards and supports multiple Cypress products. The kit includes:

- Modular Programmer Base
- Three Programming Module Cards
- MiniProg Programming Unit
- PSoC Designer Software CD

## Accessories (Emulation and Programming)

**Table 30. Emulation and Programming Accessories**

Part Number	Pin Package	Flex-Pod Kit <sup>[24]</sup>	Foot Kit <sup>[25]</sup>	Adapter <sup>[26]</sup>
CY8C20336H-24LQXI	24-pin QFN	CY3250-20366QFN	CY3250-24QFN-FK	See note 24
CY8C20446H-24LQXI	32-pin QFN	CY3250-20466QFN	CY3250-32QFN-FK	See note 26

## Third Party Tools

Several tools have been specially designed by the following third-party vendors to accompany PSoC devices during development and production. Specific details for each of these tools can be found at <http://www.cypress.com> under Documentation > Evaluation Boards.

### Build a PSoC Emulator into Your Board

For details on how to emulate your circuit before going to volume production using an on-chip debug (OCD) non-production PSoC device, refer Application Note “Debugging - Build a PSoC Emulator into Your Board - AN2323” at <http://www.cypress.com/?rID2748>.

## Notes

24. Flex-Pod kit includes a practice flex-pod and a practice PCB, in addition to two flex-pods.
25. Foot kit includes surface mount feet that can be soldered to the target PCB.
26. Programming adapter converts non-DIP package to DIP footprint. Specific details and ordering information for each of the adapters can be found at <http://www.emulation.com>.
27. Dual-function digital I/O pins also connect to the common analog mux.
28. This part is available in limited quantities for in-circuit debugging during prototype development. It is not available in production volumes.

## Glossary

<b>Crosspoint connection</b>	Connection between any GPIO combination via analog multiplexer bus.
<b>Differential non-linearity</b>	Ideally, any two adjacent digital codes correspond to output analog voltages that are exactly one LSB apart. Differential non-linearity is a measure of the worst case deviation from the ideal 1 LSB step.
<b>Hold time</b>	Hold time is the time following a clock event during which the data input to a latch or flip-flop must remain stable in order to guarantee that the latched data is correct.
<b>I<sup>2</sup>C</b>	It is a serial multi-master bus used to connect low speed peripherals to MCU.
<b>Integral nonlinearity</b>	It is a term describing the maximum deviation between the ideal output of a DAC/ADC and the actual output level.
<b>Latch up current</b>	Current at which the latch up test is conducted according to JESD78 standard (at 125 °C)
<b>Power supply rejection ratio (PSRR)</b>	The PSRR is defined as the ratio of the change in supply voltage to the corresponding change in output voltage of the device.
<b>Scan</b>	The conversion of all sensor capacitances to digital values.
<b>Setup time</b>	Period required to prepare a device, machine, process, or system for it to be ready to function.
<b>Signal-to-noise ratio</b>	The ratio between a capacitive finger signal and system noise.
<b>SPI</b>	Serial peripheral interface is a synchronous serial data link standard.

## Reference Documents

- Technical reference manual for [CY8C20xx6](#) devices
- In-system Serial Programming (ISSP) protocol for 20xx6 – [AN2026C](#)
- Host Sourced Serial Programming for 20xx6 devices – [AN59389](#)

## Document History Page

Document Title: CY8C20336H/CY8C20446H Haptics Enabled CapSense® Controller Document Number: 001-56223				
Revision	ECN	Origin of Change	Submission Date	Description of Change
**	2787411	VZD/AESA	10/15/2009	New datasheet.
*A	3016550	KEJO/KPOL	08/26/2010	Added CY8C20346H part. Updated 24-pin QFN and 32-pin QFN package diagrams. Content and format updated to match latest template.
*B	3089844	JPM	11/18/10	In <a href="#">Table 26</a> , modified $T_{LOW}$ and $T_{HIGH}$ min values to 42. Updated $T_{ss,HIGH}$ min value to 50; removed max value.
*C	3180479	YVA	02/23/11	Removed CY8C20346H part Changed title from CapSense Applications to Haptics Enabled CapSense Controller Updated Table 29 with Time at Maximum Temperature information
*D	3638625	YLIU/BVI	06/06/2012	Updated $F_{SCLK}$ parameter in the <a href="#">SPI Slave AC Specifications</a> table Updated <a href="#">Getting Started</a> and <a href="#">Designing with PSoC Designer</a> sections. Included <a href="#">Development Tools</a> . Updated <a href="#">Software</a> under <a href="#">Development Tool Selection</a> section. Updated $F_{SCLK}$ parameter in the <a href="#">Table 26, "SPI Slave AC Specifications,"</a> on page 24. Changed $t_{OUT\_HIGH}$ to $t_{OUT\_H}$ in <a href="#">Table 25, "SPI Master AC Specifications,"</a> on page 23 Updated package diagrams: 001-13937 to *D 001-13191 to *F
*E	3822568	DST	11/27/2012	Updated package diagrams: 001-13937 to *E 001-42168 to *E 001-13191 to *G

## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

#### Products

Automotive	<a href="http://cypress.com/go/automotive">cypress.com/go/automotive</a>
Clocks & Buffers	<a href="http://cypress.com/go/clocks">cypress.com/go/clocks</a>
Interface	<a href="http://cypress.com/go/interface">cypress.com/go/interface</a>
Lighting & Power Control	<a href="http://cypress.com/go/powerpsoc">cypress.com/go/powerpsoc</a> <a href="http://cypress.com/go/plc">cypress.com/go/plc</a>
Memory	<a href="http://cypress.com/go/memory">cypress.com/go/memory</a>
Optical & Image Sensing	<a href="http://cypress.com/go/image">cypress.com/go/image</a>
PSoC	<a href="http://cypress.com/go/psoc">cypress.com/go/psoc</a>
Touch Sensing	<a href="http://cypress.com/go/touch">cypress.com/go/touch</a>
USB Controllers	<a href="http://cypress.com/go/USB">cypress.com/go/USB</a>
Wireless/RF	<a href="http://cypress.com/go/wireless">cypress.com/go/wireless</a>

#### PSoC Solutions

<a href="http://psoc.cypress.com/solutions">psoc.cypress.com/solutions</a>
PSoC 1   PSoC 3   PSoC 5

---

© Cypress Semiconductor Corporation, 2009-2012. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and/or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.