



Welcome to E-XFL.COM

Embedded - Microcontrollers - Application Specific: Tailored Solutions for Precision and Performance

Embedded - Microcontrollers - Application Specific

represents a category of microcontrollers designed with unique features and capabilities tailored to specific application needs. Unlike general-purpose microcontrollers, application-specific microcontrollers are optimized for particular tasks, offering enhanced performance, efficiency, and functionality to meet the demands of specialized applications.

What Are <u>Embedded - Microcontrollers -</u> <u>Application Specific</u>?

Application charific microcontrollars are analyzared to

Details

Details	
Product Status	Obsolete
Applications	Capacitive Sensing
Core Processor	M8C
Program Memory Type	FLASH (16kB)
Controller Series	CY8C20xx6
RAM Size	2K x 8
Interface	I ² C, SPI
Number of I/O	28
Voltage - Supply	1.71V ~ 5.5V
Operating Temperature	-40°C ~ 85°C
Mounting Type	Surface Mount
Package / Case	32-UFQFN Exposed Pad
Supplier Device Package	32-QFN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c20446h-24lqxi

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong




CY8C20336H, CY8C20446H

Contents

PSoC [®] Functional Overview	4
PSoC Core	4
CapSense System	4
Haptics TS2000 Controller	4
Additional System Resources	5
Getting Started	
Application Notes	5
Development Kits	5
Training	5
CYPros Consultants	5
Solutions Library	5
Technical Support	5
Development Tools	
PSoC Designer Software Subsystems	6
Designing with PSoC Designer	
Select User Modules	
Configure User Modules	
Organize and Connect	
Generate, Verify, and Debug	7
Pinouts	-
24-Pin QFN	
32-Pin QFN	
48-Pin QFN OCD	
Electrical Specifications	
Absolute Maximum Ratings	
Operating Temperature	
DC Chip-Level Specifications	
DC General Purpose I/O Specifications	
DC Analog Mux Bus Specifications	
DC Low Power Comparator Specifications	
Comparator User Module Electrical Specifications .	
ADC Electrical Specifications	
DC POR and LVD Specifications	
DC Programming Specifications	17

AC Chip-Level Specifications	18
AC General Purpose I/O Specifications	19
AC Comparator Specifications	
AC External Clock Specifications	
AC Programming Specifications	
AC I2C Specifications	
Packaging Information	
Thermal Impedances	
Capacitance on Crystal Pins	
Solder Reflow Peak Temperature	
Development Tool Selection	
Software	
Development Kits	
Evaluation Tools	
Device Programmers	30
Accessories (Emulation and Programming)	30
Third Party Tools	
Build a PSoC Emulator into Your Board	
Ordering Information	31
Ordering Code Definitions	31
Document Conventions	
Acronyms Used	
Units of Measure	
Numeric Naming	
Glossary	33
Reference Documents	33
Document History Page	
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	35
Products	
PSoC Solutions	





Additional System Resources

System resources provide additional capability, such as configurable USB and I²C slave, SPI master/slave communication interface, three 16-bit programmable timers, and various system resets supported by the M8C.

These system resources provide additional capability useful to complete systems. Additional resources include low voltage detection and power on reset. The merits of each system resource are listed here:

- The I²C slave/SPI master-slave module provides 50/100/400 kHz communication over two wires. SPI communication over three or four wires runs at speeds of 46.9 kHz to 3 MHz (lower for a slower system clock).
- The I²C hardware address recognition feature reduces the already low power consumption by eliminating the need for CPU intervention until a packet addressed to the target device is received.
- The I²C enhanced slave interface appears as a 32-byte RAM buffer to the external I²C master. Using a simple predefined protocol, the master controls the read and write pointers into the RAM. When this method is enabled, the slave does not stall the bus when receiving data bytes in active mode. For usage details, refer to the application note I2C Enhanced Slave Operation AN56007.
- Low voltage detection (LVD) interrupts can signal the application of falling voltage levels, while the advanced poweron-reset (POR) circuit eliminates the need for a system supervisor.
- An internal reference provides an absolute reference for capacitive sensing.
- A register-controlled bypass mode allows the user to disable the LDO regulator.

Getting Started

For in depth information, along with detailed programming details, see the $PSoC^{\mathbb{R}}$ Technical Reference Manual.

For up-to-date ordering, packaging, and electrical specification information, see the latest PSoC device datasheets on the web.

Application Notes

Cypress application notes are an excellent introduction to the wide variety of possible PSoC designs.

Development Kits

PSoC Development Kits are available online from and through a growing number of regional and global distributors, which include Arrow, Avnet, Digi-Key, Farnell, Future Electronics, and Newark.

Training

Free PSoC technical training (on demand, webinars, and workshops), which is available online via www.cypress.com, covers a wide variety of topics and skill levels to assist you in your designs.

CYPros Consultants


Certified PSoC consultants offer everything from technical assistance to completed PSoC designs. To contact or become a PSoC consultant go to the CYPros Consultants web site.

Solutions Library

Visit our growing library of solution focused designs. Here you can find various application designs that include firmware and hardware design files that enable you to complete your designs quickly.

Technical Support

Technical support – including a searchable Knowledge Base articles and technical forums – is also available online. If you cannot find an answer to your question, call our Technical Support hotline at 1-800-541-4736.





Designing with PSoC Designer

The development process for the PSoC device differs from that of a traditional fixed-function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility that pays dividends in managing specification change during development and lowering inventory costs. These configurable resources, called PSoC blocks, have the ability to implement a wide variety of user-selectable functions. The PSoC development process is:

- 1. Select user modules.
- 2. Configure user modules.
- 3. Organize and connect.
- 4. Generate, verify, and debug.

Select User Modules

PSoC Designer provides a library of prebuilt, pretested hardware peripheral components called "user modules." User modules make selecting and implementing peripheral devices, both analog and digital, simple.

Configure User Modules

Each user module that you select establishes the basic register settings that implement the selected function. They also provide parameters and properties that allow you to tailor their precise configuration to your particular application. For example, a PWM User Module configures one or more digital PSoC blocks, one for each eight bits of resolution. Using these parameters, you can establish the pulse width and duty cycle. Configure the parameters and properties to correspond to your chosen application. Enter values directly or by selecting values from drop-down menus. All of the user modules are documented in datasheets that may be viewed directly in PSoC Designer or on the Cypress website. These user module datasheets explain the internal operation of the user module and provide performance specifications. Each datasheet describes the use of each user module parameter, and other information that you may need to successfully implement your design.

Organize and Connect

Build signal chains at the chip level by interconnecting user modules to each other and the I/O pins. Perform the selection, configuration, and routing so that you have complete control over all on-chip resources.

Generate, Verify, and Debug

When you are ready to test the hardware configuration or move on to developing code for the project, perform the "Generate Configuration Files" step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the software for the system. The generated code provides APIs with high-level functions to control and respond to hardware events at run time, and interrupt service routines that you can adapt as needed.

A complete code development environment lets you to develop and customize your applications in C, assembly language, or both.

The last step in the development process takes place inside PSoC Designer's Debugger (accessed by clicking the Connect icon). PSoC Designer downloads the HEX image to the ICE where it runs at full-speed. PSoC Designer debugging capabilities rival those of systems costing many times more. In addition to traditional single-step, run-to-breakpoint, and watch-variable features, the debug interface provides a large trace buffer. It lets you to define complex breakpoint events that include monitoring address and data bus values, memory locations, and external signals.



48-Pin QFN OCD

The 48-pin QFN part is for the CY8C20066A On-Chip Debug (OCD) PSoC device. Note that this part is only used for in-circuit debugging.^[9]


Pin No.	Digital	Analog	Name	Description			Fig	ure 4. C	SY8C20066A PSoC Device ৰ ৰৰ্ব ব্ৰৰৰ
1			OCDOE	OCD mode direction pin					Р0(1), AI Vss P0(3), AI P0(5), AI P0(7), AI OCDD OCDD OCDD P0(1), AI P0(0), AI P0(0), AI
2	I/O		P2[7]						
3	I/O	I	P2[5]	Crystal output (XOut)				OCDOE	
4	I/O	Ι	P2[3]	Crystal input (XIn)			AI, XC	Out, P2[5]	
5	I/O	I	P2[1]					In , P2[3] 🗖	
6	I/O	I	P4[3]					AI , P2[1] 🗖 AI , P4[3] 🗖	
7	I/O	Ι	P4[1]					AI , P4[1]	
8	I/O	1	P3[7]					AI, P3[7]	
9	I/O	1	P3[5]					AI, P3[5] 🗖 AI, P3[3] 🗖	9 28 P3[2],AI 10 27 P3[0],AI
10	I/O	I	P3[3]					AI, P3[1]	11 26 = XRES
11	I/O	I	P3[1]			AI, I2 C SC	L, SPI	SS, P1[7]	122 7 5 9 5 8 8 8 7 25 P1[6], Al
12	IOHR	I	P1[7]	I ² C SCL, SPI SS	1				P1[5] CCLK F1CLK P1[3] P1[1] Vss Vss Vss Vss P1[2] P1[4] P1[4]
13	IOHR	I	P1[5]	I ² C SDA, SPI MISO	1				I ² C SDA, SPI MISO, AI, P1[5] CCLK BPI CLK AI, P1[3] AI, ISSP CLK, I ² C SCL, SPI MOSI, P1[1] VIS D - 1 D -
14			CCLK	OCD CPU clock output	1				-K, A MOS Al
15			HCLK	OCD high speed clock output					A, SPI CI
16	IOHR	Ι	P1[3]	SPI CLK.					S SCL
17	IOHR	Ι	P1[1]	ISSP CLK ^[12] , I ² C SCL, SPI MOSI					°C SE
18	Pow	er	Vss	Ground connection					DATA
19	I/O		D+	USB D+					AI,
20	I/O		D-	USB D-					Ä
21	Pow	er	V _{DD}	Supply voltage					
22	IOHR	Ι	P1[0]	ISSP DATA ⁽¹²⁾ , I ² C SDA, SPI CLK					
23	IOHR	Ι	P1[2]		Pin No.	Digital	Analog	Name	Description
24	IOHR	Ι	P1[4]	Optional external clock input (EXTCLK)	37	IOH	Ι	P0[0]	
25	IOHR	-	P1[6]		38	IOH	Ι	P0[2]	
26	Inpu	ut	XRES	Active high external reset with internal pull down	39	IOH	-	P0[4]	
27	I/O		P3[0]		40	IOH	Ι	P0[6]	
28	I/O	-	P3[2]		41	Pow	er	V _{DD}	Supply voltage
29	I/O		P3[4]		42			OCDO	OCD even data I/O
30	I/O		P3[6]		43			OCDE	OCD odd data output
31	I/O	Ι	P4[0]		44	IOH	Ι	P0[7]	
32	I/O	Ι	P4[2]		45	IOH	-	P0[5]	
33	I/O	Ι	P2[0]		46	IOH	Ι	P0[3]	Integrating input
34	I/O	Ι	P2[2]		47	Pow	er	V_{SS}	Ground connection
35	I/O	I	P2[4]		48	IOH	I	P0[1]	
36	I/O	I	P2[6]		CP	Pow	er	V_{SS}	Center pad must be connected to ground

Table 3. Pin Definitions	- CY8C20066A PSoC Device ^[10, 11]
--------------------------	--

LEGEND A = Analog, I = Input, O = Output, NC = No Connection H = 5 mA High Output Drive, R = Regulated Output.

Notes

9. This part is available in limited quantities for In-Circuit Debugging during prototype development. It is not available in production volumes.
 10. During power-up or reset event, device P1[1] and P1[0] may disturb the 1²C bus. Use alternate pins if you encounter any issues.
 11. The center pad (CP) on the QFN package must be connected to ground (Vss) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal.
 12. These are the ISSP pins, which are not High Z at power on reset (POR).





DC Chip-Level Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 6. DC Chip-Level Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
V _{DD} ^[13]	Supply voltage	Refer the table DC POR and LVD Specifications on page 17	1.71	-	5.50	V
I _{DD24}	Supply current, IMO = 24 MHz	Conditions are V _{DD} \leq 3.0 V, T _A = 25 °C, CPU = 24 MHz. CapSense running at 12 MHz, no I/O sourcing current	-	3.32	4.00	mA
I _{DD12}	Supply current, IMO = 12 MHz	Conditions are $V_{DD} \le 3.0$ V, $T_A = 25$ °C, CPU = 12 MHz. CapSense running at 12 MHz, no I/O sourcing current	_	1.86	2.60	mA
I _{DD6}	Supply current, IMO = 6 MHz	Conditions are V _{DD} \leq 3.0 V, T _A = 25 °C, CPU = 6 MHz. CapSense running at 6 MHz, no I/O sourcing current	_	1.13	1.80	mA
I _{SB0}	Deep sleep current	$V_{DD}\!\leq\!3.0$ V, T_{A} = 25 °C, I/O regulator turned off	-	0.10	0.50	μA
I _{SB1}	Standby current with POR, LVD, and sleep timer	$V_{DD}{\leq}3.0$ V, T_A = 25 °C, I/O regulator turned off	_	1.07	1.50	μA

Note

13. When V_{DD} remains in the range from 1.71 V to 1.9 V for more than 50 µsec, the slew rate when moving from the 1.71 V to 1.9 V range to greater than 2 V must be slower than 1 V/500 usec to avoid triggering POR. The only other restriction on slew rates for any other voltage range or transition is the SR_{POWER_UP} parameter.



Table 9. 1.71 V to 2.4 V DC GPIO Specifications (continued)

Symbol	Description	Conditions	Min	Тур	Max	Units
V _H	Input hysteresis voltage		-	80	-	mV
IIL	Input leakage (absolute value)		_	1	1000	nA
C _{PIN}	Capacitive load on pins	Package and pin dependent Temp = 25 °C	0.50	1.70	7	pF

Table 10.DC Characteristics – USB Interface

Symbol	Description	Conditions	Min	Тур	Max	Units
Rusbi	USB D+ pull-up resistance	With idle bus	900	-	1575	Ω
Rusba	USB D+ pull-up resistance	While receiving traffic	1425	-	3090	Ω
Vohusb	Static output high		2.8	_	3.6	V
Volusb	Static output low		-	-	0.3	V
Vdi	Differential input sensitivity		0.2	-	-	V
Vcm	Differential input common mode range		0.8	-	2.5	V
Vse	Single-ended receiver threshold		0.8	-	2.0	V
Cin	Transceiver capacitance		-	-	50	pF
lio	High-Z state data line leakage	On D+ or D- line	-10	-	+10	μA
Rps2	PS/2 pull-up resistance		3000	5000	7000	Ω
Rext	External USB series resistor	In series with each USB pin	21.78	22.0	22.22	Ω

DC Analog Mux Bus Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 11. DC Analog Mux Bus Specifications

Symbol	Description	Conditions	Min	Тур	Мах	Units
R _{SW}	Switch resistance to common analog bus		_	-	800	Ω
R _{GND}	Resistance of initialization switch to $V_{\mbox{SS}}$		_	-	800	Ω

The maximum pin voltage for measuring R_{SW} and R_{GND} is 1.8 V

DC Low Power Comparator Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 12. DC Comparator Specifications

Symbol	Description	Conditions	Min	Тур	Мах	Units
V _{LPC}	Low power comparator (LPC) common mode	Maximum voltage limited to V _{DD}	0.0	-	1.8	V
I _{LPC}	LPC supply current		-	10	40	μA
V _{OSLPC}	LPC voltage offset		-	2.5	30	mV



Comparator User Module Electrical Specifications

The following table lists the guaranteed maximum and minimum specifications. Unless stated otherwise, the specifications are for the entire device voltage and temperature operating range: –40 °C \leq TA \leq 85 °C, 1.71 V \leq V_{DD} \leq 5.5 V.

Table 13. Comparator User Module Electrical Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
T _{COMP}	Comparator response time	50-mV overdrive	-	70	100	ns
Offset		Valid from 0.2 V to $V_{DD} - 0.2 V$	-	2.5	30	mV
Current		Average DC current, 50 mV overdrive	-	20	80	μΑ
PSRR	Supply voltage > 2 V	Power supply rejection ratio	-	80	-	dB
FUN	Supply voltage < 2 V	Valid from 0.2 V to V _{DD} - 0.2 V - 2.5 Average DC current, 50 mV overdrive - 20 Supply voltage > 2 V Power supply rejection ratio - 80	40	-	dB	
Input Range			0	-	1.5	V

ADC Electrical Specifications

Table 14.ADC User Module Electrical Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
Input						
V _{IN}	Input voltage range		0	-	VREFADC	V
C _{IIN}	Input capacitance		-	-	5	pF
R _{IN}	Input resistance	Equivalent switched cap input resistance for 8-, 9-, or 10-bit resolution	1/(500fF × data clock)	1/(400fF × data clock)	1/(300fF × data clock)	Ω
Reference		-				•
V _{REFADC}	ADC reference voltage		1.14	-	1.26	V
Conversion Rate	9					
F _{CLK}	Data clock	Source is chip's internal main oscillator. See AC Chip-Level Specifications on page 18 for accuracy	2.25	_	6	MHz
S8	8-bit sample rate	Data clock set to 6 MHz. Sample Rate = 0.001/ (2^Resolution/Data clock)	_	23.43	_	ksps
S10	10-bit sample rate	Data clock set to 6 MHz. Sample Rate = 0.001/ (2^Resolution/Data clock)	_	5.85	_	ksps
DC Accuracy		-				•
RES	Resolution	Can be set to 8-, 9-, or 10-bit	8	-	10	bits
DNL	Differential nonlinearity		-1	-	+2	LSB
INL	Integral nonlinearity		-2	-	+2	LSB
E _{OFFSET}	Offset error	8-bit resolution	0	3.20	19.20	LSB
		10-bit resolution	0	12.80	76.80	LSB
E _{GAIN}	Gain error	For any resolution	-5	-	+5	%FSR
Power	· · ·	-	•		•	
I _{ADC}	Operating current		-	2.10	2.60	mA
PSRR	Power supply rejection ratio	PSRR (V _{DD} > 3.0 V)	-	24	-	dB
		PSRR (V _{DD} < 3.0 V)	_	30	_	dB



Table 19.AC Characteristics – USB Data Timings

Symbol	Description	Conditions	Min	Тур	Max	Units
T _{DRATE}	Full-speed data rate	Average bit rate	12 – 0.25%	12	12 + 0.25%	MHz
T _{JR1}	Receiver jitter tolerance	To next transition	-18.5	-	18.5	ns
T _{JR2}	Receiver jitter tolerance	To pair transition	-9	-	9	ns
T _{DJ1}	FS driver jitter	To next transition	-3.5	-	3.5	ns
T _{DJ2}	FS driver jitter	To pair transition	-4.0	-	4.0	ns
T _{FDEOP}	Source jitter for differential transition	To SE0 transition	-2	-	5	ns
T _{FEOPT}	Source SE0 interval of EOP		160	-	175	ns
T _{FEOPR}	Receiver SE0 interval of EOP		82	-		ns
T _{FST}	Width of SE0 interval during differential transition		-	_	14	ns

Table 20. AC Characteristics – USB Driver

Symbol	Description	Conditions	Min	Тур	Max	Units
T _{FR}	Transition rise time	50 pF	4	-	20	ns
T _{FF}	Transition fall time	50 pF	4	-	20	ns
T _{FRFM} ^[19]	Rise/fall time matching		90	-	111	%
Vcrs	Output signal crossover voltage		1.30	-	2.00	V

AC Comparator Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 21. AC Low Power Comparator Specifications

Symbol	Description	Conditions	Min	Тур	Мах	Units
T _{LPC}		50 mV overdrive does not include offset voltage.	-	_	100	ns

AC External Clock Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 22. AC External Clock Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
F _{OSCEXT}	Frequency (external oscillator frequency)		0.75	-	25.20	MHz
	High period		20.60	-	5300	ns
	Low period		20.60	-	-	ns
	Power-up IMO to switch		150	_	_	μS

Note

 T_{FRFM} is not met under all conditions. There is a corner case at lower supply voltages, such as those under 3.3 V. This condition does not affect USB communications. Signal integrity tests show an excellent eye diagram at 3.15 V.




AC Programming Specifications

Figure 7. AC Waveform

The following table lists the guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 23. AC Programming Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
T _{RSCLK}	Rise time of SCLK		1	_	20	ns
T _{FSCLK}	Fall time of SCLK		1	-	20	ns
T _{SSCLK}	Data Setup time to falling edge of SCLK		40	-	-	ns
T _{HSCLK}	Data Hold time from falling edge of SCLK		40	-	-	ns
F _{SCLK}	Frequency of SCLK		0	-	8	MHz
T _{ERASEB}	Flash erase time (Block)		-	-	18	ms
T _{WRITE}	Flash block write time		_	-	25	ms
T _{DSCLK}	Data out delay from falling edge of SCLK	$3.6 < V_{DD}$	-	-	60	ns
T _{DSCLK3}	Data out delay from falling edge of SCLK	$3.0 \le V_{DD} \le 3.6$	-	-	85	ns
T _{DSCLK2}	Data out delay from falling edge of SCLK	$1.71 \le V_{DD} \le 3.0$	-	-	130	ns
T _{XRST3}	External reset pulse width after power-up	Required to enter programming mode when coming out of sleep	300	-	-	μS
T _{XRES}	XRES Pulse Length		300	-	-	μS
T _{VDDWAIT}	V _{DD} stable to wait-and-poll hold off		0.1	-	1	ms
T _{VDDXRES}	V _{DD} stable to XRES assertion delay		14.27	-	-	ms
T _{POLL}	SDATA high pulse time		0.01	-	200	ms
T _{ACQ}	"Key window" time after a V _{DD} ramp acquire event, based on 256 ILO clocks.		3.20	-	19.60	ms
T _{XRESINI}	"Key window" time after an XRES event, based on eight ILO clocks		98	-	615	μS






AC I²C Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 24. AC Characteristics of the I²C SDA and SCL Pins

Symbol	bol Description		Standard Mode		Fast Mode	
		Min	Max	Min	Max	
f _{SCL}	SCL clock frequency	0	100	0	400	kHz
t _{HD;STA}	Hold time (repeated) START condition. After this period, the first clock pulse is generated.	4.0	-	0.6	-	μS
t _{LOW}	LOW period of the SCL clock	4.7	-	1.3	_	μS
t _{HIGH}	HIGH period of the SCL clock	4.0	-	0.6	_	μS
t _{SU;STA}	Setup time for a repeated START condition	4.7	-	0.6	_	μS
t _{HD;DAT}	Data hold time	0	3.45	0	0.9	μS
t _{SU;DAT}	Data setup time	250	_	100 ^[20]	I	ns
t _{SU;STO}	Setup time for STOP condition	4.0	_	0.6	I	μS
t _{BUF}	Bus-free time between a STOP and START condition	4.7	-	1.3	_	μS
t _{SP}	Pulse width of spikes are suppressed by the input filter.	_	_	0	50	ns





Note


20. A Fast-Mode I²C-bus device can be used in a Standard Mode I²C-bus system, but the requirement t_{SU:DAT} ≥ 250 ns must then be met. This automatically be the case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t_{rmax} + t_{SU;DAT} = 1000 + 250 = 1250 ns (according to the Standard-Mode I²C-bus specification) before the SCL line is released.



Table 25. SPI Master AC Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
F _{SCLK}	SCLK clock frequency	V _{DD} ≥ 2.4 V V _{DD} < 2.4 V	-	-	6	MHz
		V _{DD} < 2.4 V	-	-	3	
DC	SCLK duty cycle		-	50	-	%
T _{SETUP}	MISO to SCLK setup time	$V_{DD} \ge 2.4 V$ $V_{DD} < 2.4 V$	60	-	_	ns
		V _{DD} < 2.4 V	100	-	-	
T _{HOLD}	SCLK to MISO hold time		40	-	-	ns
T _{OUT_VAL}	SCLK to MOSI valid time		-	-	40	ns
T _{OUT_H}	MOSI high time		40	_	_	ns

Figure 9. SPI Master Mode 0 and 2











Figure 11. SPI Slave Mode 0 and 2







Packaging Information

This section illustrates the packaging specifications for the CY8C20336H/CY8C20446H PSoC device, along with the thermal impedances for each package.

Important Note Emulation tools may require a larger area on the target PCB than the chip's footprint. For a detailed description of the emulation tools' dimensions, refer to the document titled *PSoC Emulator Pod Dimensions* at http://www.cypress.com/design/MR10161.




Figure 13. 24-Pin (4 × 4 × 0.55 mm) QFN

<u>NOTES</u> :

- 1. 💥 HATCH IS SOLDERABLE EXPOSED METAL.
- 2. REFERENCE JEDEC # MO-248
- 3. PACKAGE WEIGHT : 29 \pm 3 mg
- 4. ALL DIMENSIONS ARE IN MILLIMETERS

001-13937 *E



BOTTOM VIEW





Figure 14. 32-Pin (5 × 5 × 0.55 mm) QFN

4. DIMENSIONS ARE IN MILLIMETERS

TOP VIEW

Figure 15. 48-Pin (7 × 7 × 1.0 mm) QFN SIDE VIEW



NOTES:

- 1. 🐼 HATCH AREA IS SOLDERABLE EXPOSED METAL.
- 2. REFERENCE JEDEC#: MO-220

3. PACKAGE WEIGHT: 13 \pm 1 mg

4. ALL DIMENSIONS ARE IN MILLIMETERS

001-13191 *G

Important Notes

- For information on the preferred dimensions for mounting QFN packages, see the following Application Note at http://www.amkor.com/products/notes_papers/MLFAppNote.pdf.
- Pinned vias for thermal conduction are not required for the low power PSoC device.



Thermal Impedances

Table 27. Thermal Impedances per Package

Package	Typical θ _{JA} ^[21]
24-QFN ^[22]	20.90 °C/W
32-QFN ^[22]	19.51 °C/W
48-QFN ^[22]	17.68 °C/W

Capacitance on Crystal Pins

Table 28. Typical Package Capacitance on Crystal Pins

Package	Package Capacitance
32-pin QFN	3.2 pF
48-pin QFN	3.3 pF

Solder Reflow Peak Temperature

This table lists the minimum solder reflow peak temperature to achieve good solderability.

Table 29. Solder Reflow Peak Temperature

Package	Maximum Peak Temperature	Time at Maximum Peak Temperature
24-pin QFN	260 °C	30 s
32-pin QFN	260 °C	30 s
48-pin QFN	260 °C	30 s

Notes

21. T_J = T_A + Power x θ_{JA}.
22. To achieve the thermal impedance specified for the QFN package, the center thermal pad must be soldered to the PCB ground plane.
23. Higher temperatures may be required based on the solder melting point. Typical temperatures for solder are 220 ± 5 °C with Sn-Pb or 245 ± 5 °C with Sn-Ag-Cu paste. Refer to the solder manufacturer specifications.





Development Tool Selection

Software

PSoC Designer

At the core of the PSoC development software suite is PSoC Designer. Utilized by thousands of PSoC developers, this robust software has been facilitating PSoC designs for over half a decade. PSoC Designer is available free of charge at http://www.cypress.com.

PSoC Programmer

Flexible enough to be used on the bench in development, yet suitable for factory programming, PSoC Programmer works either as a standalone programming application or it can operate directly from PSoC Designer. PSoC Programmer software is compatible with both PSoC ICE-Cube In-Circuit Emulator and PSoC MiniProg. PSoC Programmer is available free of charge at http://www.cypress.com.

Development Kits

All development kits are sold at the Cypress Online Store.

CY3215-DK Basic Development Kit

The CY3215-DK is for prototyping and development with PSoC Designer. This kit supports in-circuit emulation and the software interface enables users to run, halt, and single step the processor and view the content of specific memory locations. PSoC Designer supports the advance emulation features also. The kit includes:

- PSoC Designer software CD
- ICE-Cube In-Circuit Emulator
- ICE Flex-Pod for CY8C29x66A family
- Cat-5 adapter
- Mini-Eval programming board
- 110 ~ 240-V power supply, Euro-Plug adapter
- iMAGEcraft C Compiler (Registration required)
- ISSP cable
- USB 2.0 cable and Blue Cat-5 cable
- Two CY8C29466A-24PXI 28-PDIP chip samples

Evaluation Tools

All evaluation tools are sold at the Cypress Online Store.

CY3210-MiniProg1

The CY3210-MiniProg1 kit enables the user to program PSoC devices via the MiniProg1 programming unit. The MiniProg is a small, compact prototyping programmer that connects to the PC via a provided USB 2.0 cable. The kit includes:

- MiniProg Programming Unit
- MiniEval Socket Programming and Evaluation Board
- 28-pin CY8C29466A-24PXI PDIP PSoC Device Sample
- 28-pin CY8C27443A-24PXI PDIP PSoC Device Sample
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

CY3210-PSoCEval1

The CY3210-PSoCEval1 kit features an evaluation board and the MiniProg1 programming unit. The evaluation board includes an LCD module, potentiometer, LEDs, and plenty of breadboarding space to meet all of your evaluation needs. The kit includes:

- Evaluation Board with LCD Module
- MiniProg Programming Unit
- 28-pin CY8C29466A-24PXI PDIP PSoC Device Sample (2)
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

CY3280-20x66 Universal CapSense Controller

The CY3280-20X66 CapSense Controller Kit is designed for easy prototyping and debug of CY8C20xx6A CapSense Family designs with pre-defined control circuitry and plug-in hardware. Programming hardware and an I2C-to-USB bridge are included for tuning and data acquisition.

The kit includes:

- CY3280-20x66 CapSense Controller board
- CY3240-I2USB bridge
- CY3210 MiniProg1 Programmer
- USB 2.0 retractable cable
- CY3280-20x66 Kit CD



Device Programmers

All device programmers are purchased from the Cypress Online Store.

CY3216 Modular Programmer

The CY3216 Modular Programmer kit features a modular programmer and the MiniProg1 programming unit. The modular programmer includes three programming module cards and supports multiple Cypress products. The kit includes:

- Modular Programmer Base
- Three Programming Module Cards
- MiniProg Programming Unit
- PSoC Designer Software CD
- Accessories (Emulation and Programming)

- Getting Started Guide
- USB 2.0 Cable

CY3207ISSP In-System Serial Programmer (ISSP)

The CY3207ISSP is a production programmer. It includes protection circuitry and an industrial case that is more robust than the MiniProg in a production programming environment. Note that CY3207ISSP needs special software and is not compatible with PSoC Programmer. The kit includes:

- CY3207 Programmer Unit
- PSoC ISSP Software CD
- 110 ~ 240 V Power Supply, Euro-Plug Adapter
- USB 2.0 Cable

Table 30. Emulation and Programming Accessories

Part Number	Pin Package	Flex-Pod Kit ^[24]	Foot Kit ^[25]	Adapter ^[26]
CY8C20336H-24LQXI	24-pin QFN	CY3250-20366QFN	CY3250-24QFN-FK	See note 24
CY8C20446H-24LQXI	32-pin QFN	CY3250-20466QFN	CY3250-32QFN-FK	See note 26

Third Party Tools

Several tools have been specially designed by the following third-party vendors to accompany PSoC devices during development and production. Specific details for each of these tools can be found at http://www.cypress.com under Documentation > Evaluation Boards.

Build a PSoC Emulator into Your Board

For details on how to emulate your circuit before going to volume production using an on-chip debug (OCD) non-production PSoC device, refer Application Note "Debugging - Build a PSoC Emulator into Your Board - AN2323" at http://www.cypress.com/?rID2748.

Notes

25. Foot kit includes surface mount feet that can be soldered to the target PCB.

27. Dual-function digital I/O pins also connect to the common analog mux.

^{24.} Flex-Pod kit includes a practice flex-pod and a practice PCB, in addition to two flex-pods.

^{26.} Programming adapter converts non-DIP package to DIP footprint. Specific details and ordering information for each of the adapters can be found at http://www.emulation.com.

^{28.} This part is available in limited quantities for in-circuit debugging during prototype development. It is not available in production volumes.






Ordering Information

The following table lists the CY8C20336H/CY8C20446H PSoC devices' key package features and ordering codes.

Table 31. PSoC Device Key Features and Ordering Information

Package	Ordering Code	Flash (KB)	SRAM (KB)	CapSense Blocks	Digital I/O Pins	Analog Inputs ^[27]	XRES Pin	USB
24-pin (4 × 4 × 0.6mm) QFN	CY8C20336H-24LQXI	8	1	1	20	20	Yes	No
32 pin (5 × 5 × 0.6 mm) QFN	CY8C20446H-24LQXI	16	2	1	28	28	Yes	No
48 pin (7 × 7 mm) QFN (OCD) ^[28]	CY8C20066A-24LTXI	32	2	1	36	36	Yes	Yes

Ordering Code Definitions





Glossary

Crosspoint connection	Connection between any GPIO combination via analog multiplexer bus.
Differential non-linearity	Ideally, any two adjacent digital codes correspond to output analog voltages that are exactly one LSB apart. Differential non-linearity is a measure of the worst case deviation from the ideal 1 LSB step.
Hold time	Hold time is the time following a clock event during which the data input to a latch or flip- flop must remain stable in order to guarantee that the latched data is correct.
l ² C	It is a serial multi-master bus used to connect low speed peripherals to MCU.
Integral nonlinearity	It is a term describing the maximum deviation between the ideal output of a DAC/ADC and the actual output level.
Latch up current	Current at which the latch up test is conducted according to JESD78 standard (at 125 $^\circ$ C)
Power supply rejection ratio (PSRR) The PSRR is defined as the ratio of the change in supply voltage to the corresponding change in output voltage of the device.
Scan	The conversion of all sensor capacitances to digital values.
Setup time	Period required to prepare a device, machine, process, or system for it to be ready to function.
Signal-to-noise ratio	The ratio between a capacitive finger signal and system noise.
SPI	Serial peripheral interface is a synchronous serial data link standard.

Reference Documents

■ Technical reference manual for CY8C20xx6 devices

■ In-system Serial Programming (ISSP) protocol for 20xx6 – AN2026C

Host Sourced Serial Programming for 20xx6 devices – AN59389



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products	
Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
nterface	cypress.com/go/interface
ighting & Power Control	cypress.com/go/powerpsoc
	cypress.com/go/plc
Vlemory	cypress.com/go/memory
Optical & Image Sensing	cypress.com/go/image
PSoC	cypress.com/go/psoc
Fouch Sensing	cypress.com/go/touch
JSB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

PSoC Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2009-2012. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-56223 Rev. *E

Revised November 27, 2012

Page 35 of 35

PSoC Designer[™] is a trademark and PSoC® and CapSense® are registered trademarks of Cypress Semiconductor Corporation. Purchase of I²C components from Cypress or one of its sublicensed Associated Companies conveys a license under the Philips I⁴C Patent Rights to use these components in an I⁴C system, provided that the system conforms to the I⁴C Standard Specification as defined by Philips. As from October 1st, 2006 Philips Semiconductors has a new trade name - NXP Semiconductors. All products and company names mentioned in this document may be the trademarks of their respective holders.