




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                   |
|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                            |
| Core Processor             | AVR                                                                                                                               |
| Core Size                  | 32-Bit Single-Core                                                                                                                |
| Speed                      | 48MHz                                                                                                                             |
| Connectivity               | I <sup>2</sup> C, SPI, UART/USART, USB                                                                                            |
| Peripherals                | Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT                                                                      |
| Number of I/O              | 35                                                                                                                                |
| Program Memory Size        | 128KB (128K x 8)                                                                                                                  |
| Program Memory Type        | FLASH                                                                                                                             |
| EEPROM Size                | -                                                                                                                                 |
| RAM Size                   | 16K x 8                                                                                                                           |
| Voltage - Supply (Vcc/Vdd) | 1.65V ~ 3.6V                                                                                                                      |
| Data Converters            | A/D 6x10b                                                                                                                         |
| Oscillator Type            | Internal                                                                                                                          |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                 |
| Mounting Type              | Surface Mount                                                                                                                     |
| Package / Case             | 48-VFQFN Exposed Pad                                                                                                              |
| Supplier Device Package    | 48-QFN (7x7)                                                                                                                      |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/atmel/atuc128d4-z1ut">https://www.e-xfl.com/product-detail/atmel/atuc128d4-z1ut</a> |

### 3.2.4 Oscillator Pinout

The oscillators are not mapped to the normal GPIO functions and their muxings are controlled by registers in the System Control Interface (SCIF). Please refer to the SCIF chapter for more information about this.

**Table 3-4.** Oscillator Pinout

| 48-pin Package | 64-pin Package | Pin  | Oscillator Function |
|----------------|----------------|------|---------------------|
| 30             | 39             | PA18 | XIN0                |
| 31             | 40             | PA19 | XOUT0               |
| 22             | 30             | PA11 | XIN32               |
| 23             | 31             | PA12 | XOUT32              |

### 3.2.5 Other Functions

The functions listed in [Table 3-5](#) are not mapped to the normal GPIO functions. The aWire DATA pin will only be active after the aWire is enabled. The aWire DATAOUT pin will only be active after the aWire is enabled and the 2-pin mode command has been sent.

**Table 3-5.** Other Functions

| 48-Pin Package | 64-Pin Package | Pin     | Function      |
|----------------|----------------|---------|---------------|
| 47             | 63             | RESET_N | aWire DATA    |
| 2              | 2              | PB12    | aWire DATAOUT |

**Table 4-1.** Signal Descriptions List

|                                                                             |                                |        |     |  |
|-----------------------------------------------------------------------------|--------------------------------|--------|-----|--|
| A2                                                                          | Channel 2 Line A               | I/O    |     |  |
| B0                                                                          | Channel 0 Line B               | I/O    |     |  |
| B1                                                                          | Channel 1 Line B               | I/O    |     |  |
| B2                                                                          | Channel 2 Line B               | I/O    |     |  |
| CLK0                                                                        | Channel 0 External Clock Input | Input  |     |  |
| CLK1                                                                        | Channel 1 External Clock Input | Input  |     |  |
| CLK2                                                                        | Channel 2 External Clock Input | Input  |     |  |
| <b>Two Wire Interface Master- TWIM</b>                                      |                                |        |     |  |
| TWCK                                                                        | Two-wire Serial Clock          |        |     |  |
| TWD                                                                         | Two-wire Serial Data           |        |     |  |
| <b>Two Wire Interface Slave- TWIS</b>                                       |                                |        |     |  |
| TWCK                                                                        | Two-wire Serial Clock          |        |     |  |
| TWD                                                                         | Two-wire Serial Data           |        |     |  |
| <b>Universal Synchronous/Asynchronous Receiver/Transmitter - USART0/1/2</b> |                                |        |     |  |
| CLK                                                                         | Clock                          | I/O    |     |  |
| CTS                                                                         | Clear To Send                  | Input  | Low |  |
| RTS                                                                         | Request To Send                | Output | Low |  |
| RXD                                                                         | Receive Data                   | Input  |     |  |
| TXD                                                                         | Transmit Data                  | Output |     |  |
| <b>Universal Serial Bus 2.0 Full Speed Interface - USBC</b>                 |                                |        |     |  |
| DM                                                                          | DM for USB FS                  |        |     |  |
| DP                                                                          | DP for USB FS                  |        |     |  |
| VBUS                                                                        | VBUS                           |        |     |  |
| <b>IIS Controller - IISC</b>                                                |                                |        |     |  |
| IBCK                                                                        | IIS Serial Clock               | I/O    |     |  |
| ISDI                                                                        | IIS Serial Data In             | Input  |     |  |
| ISDO                                                                        | IIS Serial Data Out            | Output |     |  |
| IWS                                                                         | IIS Word Select                | I/O    |     |  |
| IMCK                                                                        | IIS Master Clock               | Output |     |  |
| <b>Capacitive Touch Sensor - CAT</b>                                        |                                |        |     |  |
| CSA24 - CSA0                                                                | Capacitive Sensor Group A      | I/O    |     |  |
| CSB24 - CSB0                                                                | Capacitive Sensor Group B      | I/O    |     |  |
| SYNC                                                                        | Synchronize signal             | Input  |     |  |
| <b>Glue Logic Controller - GLOC</b>                                         |                                |        |     |  |
| IN15 - IN0                                                                  | Inputs to lookup tables        | Input  |     |  |
| OUT3 - OUT0                                                                 | Outputs from lookup tables     | Output |     |  |
| <b>ADC controller interface - ADCIFD</b>                                    |                                |        |     |  |

independently for each I/O line through the GPIO Controller. After reset, I/O lines default as inputs with pull-up resistors disabled.

#### 4.1.5 High drive pins

Four I/O lines can be used to drive twice current than other I/O capability (see Electrical Characteristics section).

| 48-pin Package | 64-pin Package | Pin Name |
|----------------|----------------|----------|
| 32             | 44             | PA20     |
| 33             | 45             | PA21     |
| 34             | 46             | PA22     |
| 35             | 47             | PA23     |

## 4.2 Power Considerations

### 4.2.1 Power Supplies

The UC3D has several types of power supply pins:

- VDDIO: Powers Digital I/O lines. Voltage is 3.3V nominal.
- VDDIN: Powers the internal regulator. Voltage is 3.3V nominal.
- VDDCORE : Powers the internal core digital logic. Voltage is 1.8 V nominal.
- VDDANA: Powers the ADC and Analog I/O lines. Voltage is 3.3V nominal.

The ground pins GND is dedicated to VDDIO and VDDCORE. The ground pin for VDDANA is GNDANA.

Refer to ["Electrical Characteristics" on page 37](#) for power consumption on the various supply pins.

### 4.2.2 Voltage Regulator

The UC3D embeds a voltage regulator that converts from 3.3V nominal to 1.8V with a load of up to 100 mA. The regulator is intended to supply the logic, memories, oscillators and PLLs. See [Section 4.2.3](#) for regulator connection figures.

Adequate output supply decoupling is mandatory on VDDOUT to reduce ripple and avoid oscillations. The best way to achieve this is to use two capacitors in parallel between VDDOUT and GND as close to the chip as possible. Please refer to [Section 8.9.1](#) for decoupling capacitors values and regulator characteristics. VDDOUT can be connected externally to the 1.8V domains to power external components.

The register file is organized as sixteen 32-bit registers and includes the Program Counter, the Link Register, and the Stack Pointer. In addition, register R12 is designed to hold return values from function calls and is used implicitly by some instructions.

### 5.3 The AVR32UC CPU

The AVR32UC CPU targets low- and medium-performance applications, and provides an advanced On-Chip Debug (OCD) system, and no caches. Java acceleration hardware is not implemented.

AVR32UC provides three memory interfaces, one High Speed Bus master for instruction fetch, one High Speed Bus master for data access, and one High Speed Bus slave interface allowing other bus masters to access data RAMs internal to the CPU. Keeping data RAMs internal to the CPU allows fast access to the RAMs, reduces latency, and guarantees deterministic timing. Also, power consumption is reduced by not needing a full High Speed Bus access for memory accesses. A dedicated data RAM interface is provided for communicating with the internal data RAMs.

A local bus interface is provided for connecting the CPU to device-specific high-speed systems, such as floating-point units and I/O controller ports. This local bus has to be enabled by writing a one to the LOCEN bit in the CPUCR system register. The local bus is able to transfer data between the CPU and the local bus slave in a single clock cycle. The local bus has a dedicated memory range allocated to it, and data transfers are performed using regular load and store instructions. Details on which devices that are mapped into the local bus space is given in the CPU Local Bus section in the Memories chapter.

[Figure 5-1 on page 22](#) displays the contents of AVR32UC.

The addresses and priority of simultaneous events are shown in [Table 5-4 on page 32](#). Some of the exceptions are unused in AVR32UC since it has no MMU, coprocessor interface, or floating-point unit.

## 6. Memories

### 6.1 Embedded Memories

- Internal High-Speed Flash
  - 128Kbytes (ATUC128D)
  - 64Kbytes (ATUC64D)
    - 0 Wait State Access at up to 24 MHz in Worst Case Conditions
    - 1 Wait State Access at up to 48 MHz in Worst Case Conditions
    - Pipelined Flash Architecture, allowing burst reads from sequential Flash locations, hiding penalty of 1 wait state access
    - 100 000 Write Cycles, 15-year Data Retention Capability
    - 4ms Page Programming Time, 8 ms Chip Erase Time
    - Sector Lock Capabilities, Bootloader Protection, Security Bit
    - 32 Fuses, Erased During Chip Erase
    - User Page For Data To Be Preserved During Chip Erase
- Internal High-Speed SRAM, Single-cycle access at full speed
  - 16Kbytes

### 6.2 Physical Memory Map

The system bus is implemented as a bus matrix. All system bus addresses are fixed, and they are never remapped in any way, not even in boot. Note that AVR32UC CPU uses unsegmented translation, as described in the AVR32 Architecture Manual. The 32-bit physical address space is mapped as follows:

**Table 6-1.** UC3D Physical Memory Map

| Device        |          | Embedded SRAM | Embedded Flash | HSB-PB Bridge A | HSB-PB Bridge B |
|---------------|----------|---------------|----------------|-----------------|-----------------|
| Start Address |          | 0x0000_0000   | 0x8000_0000    | 0xFFFF_0000     | 0xFFFE_0000     |
| Size          | ATUC128D | 16 Kbytes     | 128 Kbytes     | 64 Kbytes       | 64 Kbytes       |
|               | ATUC64D  | 16 Kbytes     | 64 Kbytes      | 64 Kbytes       | 64 Kbytes       |

### 6.3 Peripheral Address Map

**Table 6-2.** Peripheral Address Mapping

| Address    |          | Peripheral Name                  |
|------------|----------|----------------------------------|
| 0xFFFE0000 | USBC     | USB 2.0 Interface - USBC         |
| 0xFFFE1000 | HMATRIX  | HSB Matrix - HMATRIX             |
| 0xFFFE1400 | FLASHCDW | Flash Controller - FLASHCDW      |
| 0xFFFF0000 | PDCA     | Peripheral DMA Controller - PDCA |
| 0xFFFF1000 | INTC     | Interrupt controller - INTC      |

**Table 6-2.** Peripheral Address Mapping

|            |        |                                                                  |
|------------|--------|------------------------------------------------------------------|
| 0xFFFF1400 | PM     | Power Manager - PM                                               |
| 0xFFFF1800 | AST    | Asynchronous Timer - AST                                         |
| 0xFFFF1C00 | WDT    | Watchdog Timer - WDT                                             |
| 0xFFFF2000 | EIC    | External Interrupt Controller - EIC                              |
| 0xFFFF2800 | GPIO   | General Purpose Input/Output Controller - GPIO                   |
| 0xFFFF3000 | USART0 | Universal Synchronous/Asynchronous Receiver/Transmitter - USART0 |
| 0xFFFF3400 | USART1 | Universal Synchronous/Asynchronous Receiver/Transmitter - USART1 |
| 0xFFFF3800 | USART2 | Universal Synchronous/Asynchronous Receiver/Transmitter - USART2 |
| 0xFFFF3C00 | SPI    | Serial Peripheral Interface - SPI                                |
| 0xFFFF4000 | TWIM   | Two-wire Master Interface - TWIM                                 |
| 0xFFFF4400 | TWIS   | Two-wire Slave Interface - TWIS                                  |
| 0xFFFF4800 | PWMA   | Pulse Width Modulation Controller - PWMA                         |
| 0xFFFF4C00 | IISC   | Inter-IC Sound (I2S) Controller - IISC                           |
| 0xFFFF5000 | TC     | Timer/Counter - TC                                               |
| 0xFFFF5400 | ADCIFD | ADC controller interface - ADCIFD                                |
| 0xFFFF5800 | SCIF   | System Control Interface - SCIF                                  |
| 0xFFFF5C00 | FREQM  | Frequency Meter - FREQM                                          |
| 0xFFFF6000 | CAT    | Capacitive Touch Module - CAT                                    |



## 7. Boot Sequence

This chapter summarizes the boot sequence of the UC3D. The behavior after power-up is controlled by the Power Manager. For specific details, refer to the Power Manager chapter.

### 7.1 Starting of Clocks

After power-up, the device will be held in a reset state by the Power-On Reset circuitry for a short time to allow the power to stabilize throughout the device. After reset, the device will use the System RC Oscillator (RCSYS) as clock source.

On system start-up, all clocks to all modules are running. No clocks have a divided frequency; all parts of the system receive a clock with the same frequency as the System RC Oscillator.

### 7.2 Fetching of Initial Instructions

After reset has been released, the AVR32UC CPU starts fetching instructions from the reset address, which is 0x80000000. This address points to the first address in the internal Flash.

The code read from the internal Flash is free to configure the system to divide the frequency of the clock routed to some of the peripherals, and to gate the clocks to unused peripherals.

## 8. Electrical Characteristics

### 8.1 Disclaimer

All values in this chapter are preliminary and subject to change without further notice.

### 8.2 Absolute Maximum Ratings\*

**Table 8-1.** Absolute Maximum Ratings

|                                                                         |                                |
|-------------------------------------------------------------------------|--------------------------------|
| Operating temperature .....                                             | -40°C to +85°C                 |
| Storage temperature .....                                               | -60°C to +150°C                |
| Voltage on input pins (except for 5V pins) with respect to ground ..... | -0.3V to $V_{VDD}^{(2)}$ +0.3V |
| Voltage on 5V tolerant <sup>(1)</sup> pins with respect to ground ..... | -0.3V to 5.5V                  |
| Total DC output current on all I/O pins - VDDIO .....                   | 152mA                          |
| Total DC output current on all I/O pins - VDDANA.....                   | 152mA                          |
| Maximum operating voltage VDDCORE.....                                  | 1.95V                          |
| Maximum operating voltage VDDIO, VDDIN .....                            | 3.6V                           |

**\*NOTICE:** Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Notes: 1. 5V tolerant pins, see [Section 3.2 "Peripheral Multiplexing on I/O lines" on page 8](#)  
 2.  $V_{VDD}$  corresponds to either  $V_{VDDIN}$  or  $V_{VDDIO}$ , depending on the supply for the pin. Refer to [Section 3.2 on page 8](#) for details.

### 8.3 Supply Characteristics

The following characteristics are applicable to the operating temperature range:  $T_A = -40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ , unless otherwise specified and are certified for a junction temperature up to  $T_J = 100^{\circ}\text{C}$ .

**Table 8-2.** Supply Characteristics

| Symbol        | Parameter                                             | Voltage |              |      |
|---------------|-------------------------------------------------------|---------|--------------|------|
|               |                                                       | Min     | Max          | Unit |
| $V_{VDDIO}$   | DC supply peripheral I/Os                             | 3.0     | 3.6          | V    |
| $V_{VDDIN}$   | DC supply internal regulator, 3.3V single supply mode | 3.0     | 3.6          | V    |
| $V_{VDDCORE}$ | DC supply core                                        | 1.65    | 1.95         | V    |
| $V_{VDDANA}$  | Analog supply voltage                                 | 3.0     | 3.6          | V    |
| $V_{ADVREFP}$ | Analog reference voltage                              | 2.6     | $V_{VDDANA}$ | V    |

### 8.4 Maximum Clock Frequencies

These parameters are given in the following conditions:

- $V_{VDDCORE} = 1.65$  to  $1.95\text{V}$

### 8.7.3 Phase Locked Loop (PLL) Characteristics

**Table 8-14.** Phase Lock Loop Characteristics

| Symbol        | Parameter                                                   | Conditions                    | Min. | Typ. | Max. | Unit    |
|---------------|-------------------------------------------------------------|-------------------------------|------|------|------|---------|
| $F_{OUT}$     | VCO Output Frequency                                        |                               | 80   |      | 240  | MHz     |
| $F_{IN}$      | Input Frequency                                             |                               | 4    |      | 16   | MHz     |
| $I_{PLL}$     | Current Consumption                                         | Active mode $F_{VCO}@80$ MHz  |      | 240  |      | $\mu A$ |
|               |                                                             | Active mode $F_{VCO}@240$ MHz |      | 600  |      |         |
| $t_{STARTUP}$ | Startup time, from enabling the PLL until the PLL is locked | Wide Bandwidth mode disabled  |      | 15   |      | $\mu s$ |
|               |                                                             | Wide Bandwidth mode enabled   |      | 45   |      |         |

### 8.7.4 120MHz RC Oscillator (RC120M) Characteristics

**Table 8-15.** Internal 120MHz RC Oscillator Characteristics

| Symbol        | Parameter                       | Conditions | Min | Typ  | Max | Unit    |
|---------------|---------------------------------|------------|-----|------|-----|---------|
| $f_{OUT}$     | Output frequency <sup>(1)</sup> |            | 88  | 120  | 152 | MHz     |
| $I_{RC120M}$  | Current consumption             |            |     | 1.85 |     | mA      |
| $t_{STARTUP}$ | Startup time                    |            |     | 3    |     | $\mu s$ |

Note: 1. These values are based on simulation and characterization of other AVR microcontrollers manufactured in the same process technology. These values are not covered by test limits in production.

### 8.7.5 System RC Oscillator (RCSYS) Characteristics

**Table 8-16.** System RC Oscillator Characteristics

| Symbol    | Parameter        | Conditions                           | Min | Typ   | Max | Unit |
|-----------|------------------|--------------------------------------|-----|-------|-----|------|
| $f_{OUT}$ | Output frequency | Calibrated point $T_a = 85^{\circ}C$ | 110 | 115.2 | 116 | kHz  |
|           |                  | $T_a = 25^{\circ}C$                  | 105 | 109   | 115 | kHz  |
|           |                  | $T_a = -40^{\circ}C$                 | 100 | 104   | 108 | kHz  |

## 8.8 Flash Characteristics

Table 8-17 gives the device maximum operating frequency depending on the number of flash wait states and the flash read mode. The FSW bit in the FLASHCDW FSR register controls the number of wait states used when accessing the flash memory.

**Table 8-17.** Maximum Operating Frequency

| Flash Wait States | Maximum Operating Frequency |
|-------------------|-----------------------------|
| 1                 | 48 MHz                      |
| 0                 | 24 MHz                      |

**Table 8-18.** Flash Characteristics

| Symbol    | Parameter                         | Conditions                     | Min | Typ | Max | Unit |
|-----------|-----------------------------------|--------------------------------|-----|-----|-----|------|
| $T_{FPP}$ | Page programming time             | $f_{CLK\_HSB} = 48\text{MHz}$  |     | 5   |     | ms   |
| $T_{FPE}$ | Page erase time                   |                                |     | 5   |     |      |
| $T_{FFP}$ | Fuse programming time             |                                |     | 1   |     |      |
| $T_{FEA}$ | Full chip erase time (EA)         |                                |     | 6   |     |      |
| $T_{FCE}$ | JTAG chip erase time (CHIP_ERASE) | $f_{CLK\_HSB} = 115\text{kHz}$ |     | 310 |     |      |

**Table 8-19.** Flash Endurance and Data Retention

| Symbol       | Parameter                                   | Conditions | Min  | Typ | Max | Unit   |
|--------------|---------------------------------------------|------------|------|-----|-----|--------|
| $N_{FARRAY}$ | Array endurance (write/page)                |            | 100k |     |     | cycles |
| $N_{FFUSE}$  | General Purpose fuses endurance (write/bit) |            | 10k  |     |     | cycles |
| $t_{RET}$    | Data retention                              |            | 15   |     |     | years  |

## 8.9 Analog Characteristics

### 8.9.1 Voltage Regulator Characteristics

#### 8.9.1.1 Electrical Characteristics

**Table 8-20.** Electrical Characteristics

| Symbol        | Parameter                            | Condition                                                              | Min  | Typ | Max  | Units         |
|---------------|--------------------------------------|------------------------------------------------------------------------|------|-----|------|---------------|
| $V_{VDDIN}$   | Input voltage range                  |                                                                        | 3    | 3.3 | 3.6  | V             |
| $V_{VDDCORE}$ | Output voltage                       | $V_{VDDIN} \geq 3\text{V}$                                             | 1.75 | 1.8 | 1.85 | V             |
|               | Output voltage accuracy              | $I_{OUT} = 0.1\text{mA to } 100\text{mA}$ ,<br>$V_{VDDIN} > 3\text{V}$ |      | 2   |      | %             |
| $I_{OUT}$     | DC output current                    | $V_{VDDIN} = 3.3\text{V}$                                              |      |     | 100  | mA            |
| $I_{VREG}$    | Static current of internal regulator | Low power mode                                                         |      | 10  |      | $\mu\text{A}$ |

#### 8.9.1.2 Decoupling Requirements

**Table 8-21.** Decoupling Requirements

| Symbol    | Parameter                   | Condition | Typ | Techno. | Units |
|-----------|-----------------------------|-----------|-----|---------|-------|
| $C_{IN1}$ | Input regulator capacitor 1 |           | 1   | NPO     | nF    |

**Table 8-25.** Transfer Characteristics in 8-bit mode

| Parameter                  | Conditions        | Min. | Typ. | Max. | Unit |
|----------------------------|-------------------|------|------|------|------|
| Differential Non-linearity | ADC Clock = 5 MHz |      | 0.3  | 0.5  | LSB  |
|                            | ADC Clock = 8 MHz |      | 0.5  | 1.0  | LSB  |
| Offset Error               | ADC Clock = 5 MHz | -0.5 |      | 0.5  | LSB  |
| Gain Error                 | ADC Clock = 5 MHz | -0.5 |      | 0.5  | LSB  |

**Table 8-26.** Transfer Characteristics in 10-bit mode

| Parameter                  | Conditions          | Min. | Typ. | Max. | Unit |
|----------------------------|---------------------|------|------|------|------|
| Resolution                 |                     |      | 10   |      | Bit  |
| Absolute Accuracy          | ADC Clock = 5 MHz   |      |      | 3    | LSB  |
| Integral Non-linearity     | ADC Clock = 5 MHz   |      | 1.5  | 2    | LSB  |
| Differential Non-linearity | ADC Clock = 5 MHz   |      | 1    | 2    | LSB  |
|                            | ADC Clock = 2.5 MHz |      | 0.6  | 1    | LSB  |
| Offset Error               | ADC Clock = 5 MHz   | -2   |      | 2    | LSB  |
| Gain Error                 | ADC Clock = 5 MHz   | -2   |      | 2    | LSB  |

### 8.9.3 BOD

The values in [Table 8-27](#) describe the values of the BODLEVEL in the flash General Purpose Fuse register.

**Table 8-27.** BODLEVEL Values

| BODLEVEL Value | Min | Typ  | Max | Units |
|----------------|-----|------|-----|-------|
| 000000b (00)   |     | 1.44 |     | V     |
| 010111b (23)   |     | 1.52 |     | V     |
| 011111b (31)   |     | 1.61 |     | V     |
| 100111b (39)   |     | 1.71 |     | V     |

**Table 8-28.** BOD Characteristics


| Symbol               | Parameter           | Condition                                                         | Min | Typ | Max | Units |
|----------------------|---------------------|-------------------------------------------------------------------|-----|-----|-----|-------|
| V <sub>HYST</sub>    | BOD hysteresis      | T=25C°                                                            |     | 10  |     | mV    |
| t <sub>DET</sub>     | Detection time      | Time with VDDCORE < BODLEVEL necessary to generate a reset signal |     | 1   |     | μs    |
| I <sub>BOD</sub>     | Current consumption |                                                                   |     | 16  |     | μA    |
| t <sub>STARTUP</sub> | Startup time        |                                                                   |     | 5   |     | μs    |


### 8.9.4 Reset Sequence

**Table 8-29.** Electrical Characteristics

| Symbol        | Parameter                                                                                                                            | Conditions                                            | Min. | Typ. | Max. | Unit    |
|---------------|--------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------|------|------|------|---------|
| $V_{DDRR}$    | VDDCORE rise rate to ensure power-on-reset                                                                                           |                                                       | 2.5  |      |      | V/ms    |
| $V_{DDFR}$    | VDDCORE fall rate to ensure power-on-reset                                                                                           |                                                       | 0.01 |      | 400  | V/ms    |
| $V_{POR+}$    | Rising threshold voltage: voltage up to which device is kept under reset by POR on rising VDDCORE                                    | Rising VDDCORE:<br>$V_{RESTART} \rightarrow V_{POR+}$ | 1.4  | 1.55 | 1.65 | V       |
| $V_{POR-}$    | Falling threshold voltage: voltage when POR resets device on falling VDDCORE                                                         | Falling VDDCORE:<br>$1.8V \rightarrow V_{POR+}$       | 1.2  | 1.3  | 1.4  | V       |
| $V_{RESTART}$ | On falling VDDCORE, voltage must go down to this value before supply can rise again to ensure reset signal is released at $V_{POR+}$ | Falling VDDCORE:<br>$1.8V \rightarrow V_{RESTART}$    | -0.1 |      | 0.5  | V       |
| $T_{POR}$     | Minimum time with VDDCORE < $V_{POR-}$                                                                                               | Falling VDDCORE:<br>$1.8V \rightarrow 1.1V$           |      | 15   |      | $\mu s$ |
| $T_{RST}$     | Time for reset signal to be propagated to system                                                                                     |                                                       |      | 200  | 400  | $\mu s$ |
| $T_{SSU1}$    | Time for Cold System Startup: Time for CPU to fetch its first instruction (RCosc not calibrated)                                     |                                                       | 480  |      | 960  | $\mu s$ |
| $T_{SSU2}$    | Time for Hot System Startup: Time for CPU to fetch its first instruction (RCosc calibrated)                                          |                                                       |      | 420  |      | $\mu s$ |


**Figure 8-3.** MCU Cold Start-Up RESET\_N tied to VDDIN



**Figure 9-2.** TQFP-48 package drawing

COMMON DIMENSIONS IN MM

| SYMBOL | Min      | Max  | NOTES |
|--------|----------|------|-------|
| A      | ----     | 1.20 |       |
| A1     | 0.95     | 1.05 |       |
| C      | 0.09     | 0.20 |       |
| D      | 9.00 BSC |      |       |
| D1     | 7.00 BSC |      |       |
| E      | 9.00 BSC |      |       |
| E1     | 7.00 BSC |      |       |
| J      | 0.05     | 0.15 |       |
| L      | 0.45     | 0.75 |       |
| e      | 0.50 BSC |      |       |
| f      | 0.17     | 0.27 |       |

**Table 9-5.** Device and Package Maximum Weight

|        |        |
|--------|--------|
| Weight | 100 mg |
|--------|--------|

**Table 9-6.** Package Characteristics

|                            |                      |
|----------------------------|----------------------|
| Moisture Sensitivity Level | Jedec J-STD-20D-MSL3 |
|----------------------------|----------------------|

**Table 9-7.** Package Reference

|                         |        |
|-------------------------|--------|
| JEDEC Drawing Reference | MS-026 |
| JESD97 Classification   | e3     |

### 9.3 Soldering Profile

Table 9-14 gives the recommended soldering profile from J-STD-20.

**Table 9-14.** Soldering Profile

| Profile Feature                            | Green Package        |
|--------------------------------------------|----------------------|
| Average Ramp-up Rate (217°C to Peak)       | 3°C/s max            |
| Preheat Temperature 175°C ±25°C            | 150°C min, 200°C max |
| Temperature Maintained Above 217°C         | 60-150 s             |
| Time within 5-C of Actual Peak Temperature | 30 s                 |
| Peak Temperature Range                     | 260°C                |
| Ramp-down Rate                             | 6°C/s max            |
| Time 25-C to Peak Temperature              | 8 minutes max        |

A maximum of three reflow passes is allowed per component.



#### 4. Disabling SPI has no effect on the SR.TDRE bit

Disabling SPI has no effect on the SR.TDRE bit whereas the write data command is filtered when SPI is disabled. Writing to TDR when SPI is disabled will not clear SR.TDRE. If SPI is disabled during a PDCA transfer, the PDCA will continue to write data to TDR until its buffer is empty, and this data will be lost.

##### **Fix/Workaround**

Disable the PDCA, add two NOPs, and disable the SPI. To continue the transfer, enable the SPI and PDCA.

#### 5. SPI bad serial clock generation on 2nd chip\_select when SCBR=1, CPOL=1, and NCPHA=0

When multiple chip selects (CS) are in use, if one of the baudrates equal 1 while one (CSRn.SCBR=1) of the others do not equal 1, and CSRn.CPOL=1 and CSRn.NCPHA=0, then an additional pulse will be generated on SCK.

##### **Fix/Workaround**

When multiple CS are in use, if one of the baudrates equals 1, the others must also equal 1 if CSRn.CPOL=1 and CSRn.NCPHA=0.

#### 6. Timer Counter

#### 7. Channel chaining skips first pulse for upper channel

When chaining two channels using the Block Mode Register, the first pulse of the clock between the channels is skipped.

##### **Fix/Workaround**

Configure the lower channel with RA = 0x1 and RC = 0x2 to produce a dummy clock cycle for the upper channel. After the dummy cycle has been generated, indicated by the SR.CPCS bit, reconfigure the RA and RC registers for the lower channel with the real values.

### 11.2.3 TWIS

#### 1. Clearing the NAK bit before the BTF bit is set locks up the TWI bus

When the TWIS is in transmit mode, clearing the NAK Received (NAK) bit of the Status Register (SR) before the end of the Acknowledge/Not Acknowledge cycle will cause the TWIS to attempt to continue transmitting data, thus locking up the bus.

##### **Fix/Workaround**

Clear SR.NAK only after the Byte Transfer Finished (BTF) bit of the same register has been set.

### 11.2.4 PWMA

#### 1. The SR.READY bit cannot be cleared by writing to SCR.READY

The Ready bit in the Status Register will not be cleared when writing a one to the corresponding bit in the Status Clear register. The Ready bit will be cleared when the Busy bit is set.

##### **Fix/Workaround**

Disable the Ready interrupt in the interrupt handler when receiving the interrupt. When an operation that triggers the Busy/Ready bit is started, wait until the ready bit is low in the Status Register before enabling the interrupt.

## 11.3 Rev. A

### 11.3.1 GPIO

#### 1. Clearing Interrupt flags can mask other interrupts

When clearing interrupt flags in a GPIO port, interrupts on other pins of that port, happening in the same clock cycle will not be registered.

##### **Fix/Workaround**

Read the PVR register of the port before and after clearing the interrupt to see if any pin change has happened while clearing the interrupt. If any change occurred in the PVR between the reads, they must be treated as an interrupt.

### 11.3.2 Power Manager

#### 1. Clock Failure Detector (CFD) can be issued while turning off the CFD

While turning off the CFD, the CFD bit in the Status Register (SR) can be set. This will change the main clock source to RCSYS.

##### **Fix/Workaround**

Solution 1: Enable CFD interrupt. If CFD interrupt is issued after turning off the CFD, switch back to original main clock source.

Solution 2: Only turn off the CFD while running the main clock on RCSYS.

#### 2. Requesting clocks in idle sleep modes will mask all other PB clocks than the requested

In idle or frozen sleep mode, all the PB clocks will be frozen if the TWIS or the AST needs to wake the CPU up.

##### **Fix/Workaround**

Disable the TWIS or the AST before entering idle or frozen sleep mode.

#### 3. SPI

#### 4. SPI disable does not work in SLAVE mode

SPI disable does not work in SLAVE mode.

##### **Fix/Workaround**

Read the last received data, then perform a software reset by writing a one to the Software Reset bit in the Control Register (CR.SWRST).

#### 5. PCS field in receive data register is inaccurate

The PCS field in the SPI\_RDR register does not accurately indicate from which slave the received data is read.

##### **Fix/Workaround**

None.

#### 6. SPI data transfer hangs with CSR0.CSAAT==1 and MR.MODFDIS==0

When CSR0.CSAAT==1 and mode fault detection is enabled (MR.MODFDIS==0), the SPI module will not start a data transfer.

##### **Fix/Workaround**

Disable mode fault detection by writing a one to MR.MODFDIS.

#### 7. Disabling SPI has no effect on the SR.TDRE bit

Disabling SPI has no effect on the SR.TDRE bit whereas the write data command is filtered when SPI is disabled. Writing to TDR when SPI is disabled will not clear SR.TDRE. If SPI is disabled during a PDCA transfer, the PDCA will continue to write data to TDR until its buffer is empty, and this data will be lost.

### 11.3.3 Timer Counter

#### 1. Channel chaining skips first pulse for upper channel

When chaining two channels using the Block Mode Register, the first pulse of the clock between the channels is skipped.

##### **Fix/Workaround**

Configure the lower channel with RA = 0x1 and RC = 0x2 to produce a dummy clock cycle for the upper channel. After the dummy cycle has been generated, indicated by the SR.CPCS bit, reconfigure the RA and RC registers for the lower channel with the real values.

### 11.3.4 TWIS

#### 1. TWIS stretch on Address match error

When the TWIS stretches TWCK due to a slave address match, it also holds TWD low for the same duration if it is to be receiving data. When TWIS releases TWCK, it releases TWD at the same time. This can cause a TWI timing violation.

##### **Fix/Workaround**

None.

#### 2. Clearing the NAK bit before the BTF bit is set locks up the TWI bus

When the TWIS is in transmit mode, clearing the NAK Received (NAK) bit of the Status Register (SR) before the end of the Acknowledge/Not Acknowledge cycle will cause the TWIS to attempt to continue transmitting data, thus locking up the bus.

##### **Fix/Workaround**

Clear SR.NAK only after the Byte Transfer Finished (BTF) bit of the same register has been set.

#### 3. CAT

#### 4. CAT module does not terminate QTouch burst on detect

The CAT module does not terminate a QTouch burst when the detection voltage is reached on the sense capacitor. This can cause the sense capacitor to be charged more than necessary. Depending on the dielectric absorption characteristics of the capacitor, this can lead to unstable measurements.

##### **Fix/Workaround**

Use the minimum possible value for the MAX field in the ATCFG1, TG0CFG1, and TG1CFG1 registers.

### 11.3.5 PWMA

#### 1. The SR.READY bit cannot be cleared by writing to SCR.READY

The Ready bit in the Status Register will not be cleared when writing a one to the corresponding bit in the Status Clear register. The Ready bit will be cleared when the Busy bit is set.

##### **Fix/Workaround**

Disable the Ready interrupt in the interrupt handler when receiving the interrupt. When an operation that triggers the Busy/Ready bit is started, wait until the ready bit is low in the Status Register before enabling the interrupt.

#### 2.

## Table of Contents

|          |                                                |           |
|----------|------------------------------------------------|-----------|
|          | <b>Features .....</b>                          | <b>1</b>  |
| <b>1</b> | <b>Description .....</b>                       | <b>3</b>  |
| <b>2</b> | <b>Overview .....</b>                          | <b>5</b>  |
|          | 2.1 Block Diagram .....                        | 5         |
|          | 2.2 Configuration Summary .....                | 6         |
| <b>3</b> | <b>Package and Pinout .....</b>                | <b>7</b>  |
|          | 3.1 Package .....                              | 7         |
|          | 3.2 Peripheral Multiplexing on I/O lines ..... | 8         |
| <b>4</b> | <b>Signal Descriptions .....</b>               | <b>12</b> |
|          | 4.1 I/O Line Considerations .....              | 14        |
|          | 4.2 Power Considerations .....                 | 15        |
| <b>5</b> | <b>Processor and Architecture .....</b>        | <b>20</b> |
|          | 5.1 Features .....                             | 20        |
|          | 5.2 AVR32 Architecture .....                   | 20        |
|          | 5.3 The AVR32UC CPU .....                      | 21        |
|          | 5.4 Programming Model .....                    | 25        |
|          | 5.5 Exceptions and Interrupts .....            | 28        |
| <b>6</b> | <b>Memories .....</b>                          | <b>33</b> |
|          | 6.1 Embedded Memories .....                    | 33        |
|          | 6.2 Physical Memory Map .....                  | 33        |
|          | 6.3 Peripheral Address Map .....               | 33        |
|          | 6.4 CPU Local Bus Mapping .....                | 35        |
| <b>7</b> | <b>Boot Sequence .....</b>                     | <b>36</b> |
|          | 7.1 Starting of Clocks .....                   | 36        |
|          | 7.2 Fetching of Initial Instructions .....     | 36        |
| <b>8</b> | <b>Electrical Characteristics .....</b>        | <b>37</b> |
|          | 8.1 Disclaimer .....                           | 37        |
|          | 8.2 Absolute Maximum Ratings* .....            | 37        |
|          | 8.3 Supply Characteristics .....               | 37        |
|          | 8.4 Maximum Clock Frequencies .....            | 37        |
|          | 8.5 Power Consumption .....                    | 38        |
|          | 8.6 I/O Pin Characteristics .....              | 41        |

|           |                                                |           |
|-----------|------------------------------------------------|-----------|
| 8.7       | Oscillator Characteristics .....               | 44        |
| 8.8       | Flash Characteristics .....                    | 46        |
| 8.9       | Analog Characteristics .....                   | 47        |
| 8.10      | USB Transceiver Characteristics .....          | 52        |
| <b>9</b>  | <b><i>Mechanical Characteristics</i> .....</b> | <b>53</b> |
| 9.1       | Thermal Considerations .....                   | 53        |
| 9.2       | Package Drawings .....                         | 54        |
| 9.3       | Soldering Profile .....                        | 58        |
| <b>10</b> | <b><i>Ordering Information</i> .....</b>       | <b>59</b> |
| <b>11</b> | <b><i>Errata</i> .....</b>                     | <b>60</b> |
| 11.1      | Rev. C .....                                   | 60        |
| 11.2      | Rev. B .....                                   | 61        |
| 11.3      | Rev. A .....                                   | 63        |
| <b>12</b> | <b><i>Datasheet Revision History</i> .....</b> | <b>66</b> |
| 12.1      | Rev. A – 11/2009 .....                         | 66        |
| 12.2      | Rev. B – 04/2011 .....                         | 66        |
| 12.3      | Rev. C – 07/2011 .....                         | 66        |
| 12.4      | Rev. D – 11/2011 .....                         | 66        |
|           | <b><i>Table of Contents</i>.....</b>           | <b>67</b> |