

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Details	
Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	24
Program Memory Size	16KB (5.5K x 24)
Program Memory Type	FLASH
EEPROM Size	512 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 13x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24f16ka302-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table of Contents

1.0	Device Overview	
2.0	Guidelines for Getting Started with 16-Bit Microcontrollers	23
3.0	СРИ	
4.0	Memory Organization	35
5.0	Flash Program Memory	57
6.0	Data EEPROM Memory	63
7.0	Resets	69
8.0	Interrupt Controller	
9.0	Oscillator Configuration	115
10.0	Power-Saving Features	125
11.0	I/O Ports	135
12.0	Timer1	139
13.0	Timer2/3 and Timer4/5	141
14.0	Input Capture with Dedicated Timers	147
15.0	Output Compare with Dedicated Timers	151
16.0	Serial Peripheral Interface (SPI)	
17.0		
18.0	Universal Asynchronous Receiver Transmitter (UART)	177
19.0	Real-Time Clock and Calendar (RTCC)	
20.0	32-Bit Programmable Cyclic Redundancy Check (CRC) Generator	199
21.0	High/Low-Voltage Detect (HLVD)	205
22.0	12-Bit A/D Converter with Threshold Detect	
23.0	Comparator Module	225
24.0	Comparator Voltage Reference	229
25.0	Charge Time Measurement Unit (CTMU)	
26.0	Special Features	239
27.0	Development Support	
	Instruction Set Summary	
	Electrical Characteristics	
30.0	DC and AC Characteristics Graphs and Tables	295
31.0	Packaging Information	325
Appe	endix A: Revision History	351
Index	κ	353
The I	Microchip Web Site	359
	omer Change Notification Service	
Cust	omer Support	359
Read	der Response	360
Prod	uct Identification System	

TABLE 1-3: PIC24FV32KA304 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

			F					FV					
			Pin Number	•				Pin Number	•				
Function	20-Pin PDIP/ SSOP/ SOIC	28-Pin SPDIP/ SSOP/ SOIC	28-Pin QFN	44-Pin QFN/ TQFP	48-Pin UQFN	20-Pin PDIP/ SSOP/ SOIC	28-Pin SPDIP/ SSOP/ SOIC	28-Pin QFN	44-Pin QFN/ TQFP	48-Pin UQFN	I/O	Buffer	Description
T1CK	13	18	15	1	1	13	18	15	1	1	Т	ST	Timer1 Clock
T2CK	18	26	23	15	16	18	26	23	15	16	Ι	ST	Timer2 Clock
ТЗСК	18	26	23	15	16	18	26	23	15	16	I	ST	Timer3 Clock
T4CK	6	6	3	23	25	6	6	3	23	25	Ι	ST	Timer4 Clock
T5CK	6	6	3	23	25	6	6	3	23	25	Ι	ST	Timer5 Clock
U1CTS	12	17	14	44	48	12	17	14	44	48	Ι	ST	UART1 Clear-to-Send Input
U1RTS	13	18	15	1	1	13	18	15	1	1	0	_	UART1 Request-to-Send Output
U1RX	6	6	3	2	2	6	6	3	2	2	I	ST	UART1 Receive
U1TX	11	16	13	3	3	11	16	13	3	3	0	—	UART1 Transmit
U2CTS	10	12	9	34	37	10	12	9	34	37	Ι	ST	UART2 Clear-to-Send Input
U2RTS	9	11	8	33	36	9	11	8	33	36	0	_	UART2 Request-to-Send Output
U2RX	5	5	2	22	24	5	5	2	22	24	Ι	ST	UART2 Receive
U2TX	4	4	1	21	23	4	4	1	21	23	0	_	UART2 Transmit
ULPWU	4	4	1	21	23	4	4	1	21	23	I	ANA	Ultra Low-Power Wake-up Input
VCAP	_	—	—	—	_	14	20	17	7	7	Р	—	Core Power
VDD	20	28,13	25,10	17,28,40	18,30,43	20	28,13	25,10	17,28,40	18,30,43	Р	—	Device Digital Supply Voltage
VREF+	2	2	27	19	21	2	2	27	19	21	Ι	ANA	A/D Reference Voltage Input (+)
VREF-	3	3	28	20	22	3	3	28	20	22	Ι	ANA	A/D Reference Voltage Input (-)
Vss	19	27,8	24,5	16,29,39	17,31,42	19	27,8	24,5	16,29,39	17,31,42	Р	_	Device Digital Ground Return

NOTES:

3.0 CPU

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the CPU, refer to the "PIC24F Family Reference Manual", Section 2. "CPU" (DS39703).

The PIC24F CPU has a 16-bit (data) modified Harvard architecture with an enhanced instruction set and a 24-bit instruction word with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to 4M instructions of user program memory space. A single-cycle instruction prefetch mechanism is used to help maintain throughput and provides predictable execution. All instructions execute in a single cycle, with the exception of instructions that change the program flow, the double-word move (MOV.D) instruction and the table instructions. Overhead-free program loop constructs are supported using the REPEAT instructions, which are interruptible at any point.

PIC24F devices have sixteen, 16-bit working registers in the programmer's model. Each of the working registers can act as a data, address or address offset register. The 16th working register (W15) operates as a Software Stack Pointer (SSP) for interrupts and calls.

The upper 32 Kbytes of the data space memory map can optionally be mapped into program space at any 16K word boundary of either program memory or data EEPROM memory, defined by the 8-bit Program Space Visibility Page Address (PSVPAG) register. The program to data space mapping feature lets any instruction access program space as if it were data space.

The Instruction Set Architecture (ISA) has been significantly enhanced beyond that of the PIC18, but maintains an acceptable level of backward compatibility. All PIC18 instructions and addressing modes are supported, either directly, or through simple macros. Many of the ISA enhancements have been driven by compiler efficiency needs.

The core supports Inherent (no operand), Relative, Literal, Memory Direct and three groups of addressing modes. All modes support Register Direct and various Register Indirect modes. Each group offers up to seven addressing modes. Instructions are associated with predefined addressing modes depending upon their functional requirements. For most instructions, the core is capable of executing a data (or program data) memory read, a working register (data) read, a data memory write and a program (instruction) memory read per instruction cycle. As a result, three parameter instructions can be supported, allowing trinary operations (i.e., A + B = C) to be executed in a single cycle.

A high-speed, 17-bit by 17-bit multiplier has been included to significantly enhance the core arithmetic capability and throughput. The multiplier supports Signed, Unsigned and Mixed mode, 16-bit by 16-bit or 8-bit by 8-bit integer multiplication. All multiply instructions execute in a single cycle.

The 16-bit ALU has been enhanced with integer divide assist hardware that supports an iterative non-restoring divide algorithm. It operates in conjunction with the REPEAT instruction looping mechanism and a selection of iterative divide instructions to support 32-bit (or 16-bit), divided by 16-bit integer signed and unsigned division. All divide operations require 19 cycles to complete but are interruptible at any cycle boundary.

The PIC24F has a vectored exception scheme with up to eight sources of non-maskable traps and up to 118 interrupt sources. Each interrupt source can be assigned to one of seven priority levels.

A block diagram of the CPU is illustrated in Figure 3-1.

3.1 Programmer's Model

Figure 3-2 displays the programmer's model for the PIC24F. All registers in the programmer's model are memory mapped and can be manipulated directly by instructions.

Table 3-1 provides a description of each register. All registers associated with the programmer's model are memory mapped.

TABLE 4-11: SPIx REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SPI1STAT	0240	SPIEN		SPISIDL	_	_	SPIBEC2	SPIBEC1	SPIBEC0	SRMPT	SPIROV	SR1MPT	SISEL2	SISEL1	SISEL0	SPITBF	SPIRBF	0000
SPI1CON1	0242	_	_	_	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN	SPRE2	SPRE1	SPRE0	PPRE1	PPRE0	0000
SPI1CON2	0244	FRMEN	SPIFSD	SPIFPOL	-	_	_	_	_		_	_	_	_	_	SPIFE	SPIBEN	0000
SPI1BUF	0248								SPI1	BUF								0000
SPI2STAT	0260	SPIEN	_	SPISIDL	-	_	SPIBEC2	SPIBEC1	SPIBEC0	SRMPT	SPIROV	SRXMPT	SISEL2	SISEL1	SISEL0	SPITBF	SPIRBF	0000
SPI2CON1	0262	_	_	_	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN	SPRE2	SPRE1	SPRE0	PPRE1	PPRE0	0000
SPI2CON2	0264	FRMEN	SPIFSD	SPIFPOL	-	_	_	_	_		_	_	_	_	_	SPIFE	SPIBEN	0000
SPI2BUF	0268		SPI2BUF 0000															

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-12: PORTA REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11 ^(2,3)	Bit 10 ^(2,3)	Bit 9 ^(2,3)	Bit 8 ^(2,3)	Bit 7 ⁽²⁾	Bit 6 ⁽⁴⁾	Bit 5 ⁽¹⁾	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISA	02C0		_	_	_	TRISA11	TRISA10	TRISA9	TRISA8	TRISA7	TRISA6		TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	OODF
PORTA	02C2	_		—		RA11	RA10	RA9	RA8	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	XXXX
LATA	02C4		_	_	_	LATA11	LATA10	LATA9	LATA8	LATA7	LATA6	_	LATA4	LATA3	LATA2	LATA1	LATA0	XXXX
ODCA	02C6	_		_	_	ODA11	ODA10	ODA9	ODA8	ODA7	ODA6	_	ODA4	ODA3	ODA2	ODA1	ODA0	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This bit is available only when MCLRE = 1.

2: These bits are not implemented in 20-pin devices.

3: These bits are not implemented in 28-pin devices.

4: These bits are not implemented in FV devices.

TABLE 4-13: PORTB REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11 ⁽¹⁾	Bit 10 ⁽¹⁾	Bit 9	Bit 8	Bit 7	Bit 6 ⁽¹⁾	Bit 5 ⁽¹⁾	Bit 4	Bit 3 ⁽¹⁾	Bit 2	Bit 1	Bit 0	All Resets
TRISB	02C8	TRISB15	TRISB14	TRISB13	TRISB12	TRISB11	TRISB10	TRISB9	TRISB8	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	FFFF
PORTB	02CA	RB15	RB14	RB13	RB12	RB11	RB10	RB9	RB8	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	XXXX
LATB	02CC	LATB15	LATB14	LATB13	LATB12	LATB11	LATB10	LATB9	LATB8	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	XXXX
ODCB	02CE	ODB15	ODB14	ODB13	ODB12	ODB11	ODB10	ODB9	ODB8	ODB7	ODB6	ODB5	ODB4	ODB3	ODB2	ODB1	ODB0	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: These bits are not implemented in 20-pin devices.

5.0 FLASH PROGRAM MEMORY

Note:	This data sheet summarizes the features of this group of PIC24F devices. It is not
	intended to be a comprehensive reference
	source. For more information on Flash pro-
	gramming, refer to the "PIC24F Family
	Reference Manual", Section 4. "Program
	Memory" (DS39715).

The PIC24FV32KA304 family of devices contains internal Flash program memory for storing and executing application code. The memory is readable, writable and erasable when operating with VDD over 1.8V.

Flash memory can be programmed in three ways:

- In-Circuit Serial Programming[™] (ICSP[™])
- Run-Time Self Programming (RTSP)
- Enhanced In-Circuit Serial Programming (Enhanced ICSP)

ICSP allows a PIC24FV32KA304 device to be serially programmed while in the end application circuit. This is simply done with two lines for the programming clock and programming data (which are named PGECx and PGEDx, respectively), and three other lines for power (VDD), ground (VSS) and Master Clear/Program mode Entry voltage (MCLR/VPP). This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or custom firmware to be programmed. Run-Time Self Programming (RTSP) is accomplished using TBLRD (Table Read) and TBLWT (Table Write) instructions. With RTSP, the user may write program memory data in blocks of 32 instructions (96 bytes) at a time, and erase program memory in blocks of 32, 64 and 128 instructions (96,192 and 384 bytes) at a time.

The NVMOP<1:0> (NVMCON<1:0>) bits decide the erase block size.

5.1 Table Instructions and Flash Programming

Regardless of the method used, Flash memory programming is done with the table read and write instructions. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using the TBLPAG<7:0> bits and the Effective Address (EA) from a W register, specified in the table instruction, as depicted in Figure 5-1.

The TBLRDL and the TBLWTL instructions are used to read or write to bits<15:0> of program memory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes.

The TBLRDH and TBLWTH instructions are used to read or write to bits<23:16> of program memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.




FIGURE 5-1: ADDRESSING FOR TABLE REGISTERS

U-0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0				
_	RTCIE		_	—	—	—	—				
bit 15							bit 8				
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	U-0				
					MI2C2IE	SI2C2IE	—				
bit 7							bit 0				
Legend:											
R = Readat	ole bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'					
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown				
bit 15	Unimplemen	ted: Read as '	0'								
bit 14	RTCIE: Real-	Time Clock and	d Calendar Inte	errupt Enable bi	it						
		equest is enab equest is not e									
bit 13-3	Unimplemen	ted: Read as '	0'								
bit 2	MI2C2IE: Mas	ster I2C2 Even	t Interrupt Enal	ble bit							
		equest is enab equest is not e									
bit 1	SI2C2IE: Slav	ve I2C2 Event	Interrupt Enabl	e bit							
	 1 = Interrupt request is enabled 0 = Interrupt request is not enabled 										
1.11.0			- •								

REGISTER 8-14: IEC3: INTERRUPT ENABLE CONTROL REGISTER 3

bit 0 Unimplemented: Read as '0'

REGISTER 8-19: IPC2: INTERRUPT PRIORITY CONTROL REGISTER 2

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
_	U1RXIP2	U1RXIP1	U1RXIP0	_	SPI1IP2	SPI1IP1	SPI1IP0					
bit 15							bit 8					
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
_	SPF1IP2	SPF1IP1	SPF1IP0		T3IP2	T3IP1	T3IP0					
bit 7		1				1	bit (
Legend:												
R = Readat	ole bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'						
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	iown					
bit 15	Unimplemen	ted: Read as ')'									
bit 14-12	-	: UART1 Rece		riority bits								
		pt is Priority 7 (=	-								
	•		0 . ,	• /								
	•											
	001 = Interru											
	000 = Interrupt source is disabled											
bit 11	-	ted: Read as '										
bit 10-8		SPI1 Event Int	, ,									
	111 = Interru	ot is Priority 7 (highest priority	interrupt)								
	•											
	• 001 = Interru	pt is Priority 1										
	000 = Interru	pt source is dis	abled									
bit 7	Unimplemen	ted: Read as ')'									
bit 6-4	SPF1IP<2:0>	: SPI1 Fault Inf	errupt Priority I	oits								
	111 = Interru	pt is Priority 7 (highest priority	interrupt)								
	•											
	•											
	001 = Interru	ot is Priority 1	abled									
	-	ted: Read as '										
hit 3		imer3 Interrupt										
			•	interrunt)								
	111 = Interru	nt is Priority 7 (
	111 = Interruj •	pt is Priority 7 (nignest priority	interrupt)								
bit 3 bit 2-0	111 = Interruj •	pt is Priority 7 (nignest priority	interrupt)								
	• • 001 = Interru			interrupt)								

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
_	—	—	_	—	—	—	—	
bit 15							bit 8	
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0	
—	IC3IP2	IC3IP1	IC3IP0	—	—	—	—	
bit 7			•			•	bit 0	
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown		
bit 15-7	Unimplemen	ted: Read as ')'					
bit 6-4	-			nt Interrupt Prio	rity bite			
DIL 0-4				-	They bits			
	111 = Interru	pt is Priority 7 (highest priority	(interrupt)				
	•							
	•							
	001 = Interru							
	000 = Interru	pt source is dis	abled					

REGISTER 8-26: IPC9: INTERRUPT PRIORITY CONTROL REGISTER 9

bit 3-0 Unimplemented: Read as '0'

REGISTER 9-1: OSCCON: OSCILLATOR CONTROL REGISTER (CONTINUED)

bit 7	CLKLOCK: Clock Selection Lock Enabled bit	
	If FSCM is enabled (FCKSM1 = <u>1):</u>	
	1 = Clock and PLL selections are locked	
	0 = Clock and PLL selections are not locked and may be modified by setting the OSWEN bit	
	If FSCM is disabled (FCKSM1 = 0):	
	Clock and PLL selections are never locked and may be modified by setting the OSWEN bit.	
bit 6	Unimplemented: Read as '0'	
bit 5	LOCK: PLL Lock Status bit ⁽²⁾	
	1 = PLL module is in lock or PLL module start-up timer is satisfied	
	0 = PLL module is out of lock, PLL start-up timer is running or PLL is disabled	
bit 4	Unimplemented: Read as '0'	
bit 3	CF: Clock Fail Detect bit	
	1 = FSCM has detected a clock failure	
	0 = No clock failure has been detected	
bit 2	SOSCDRV: Secondary Oscillator Drive Strength bit ⁽³⁾	
	1 = High-power SOSC circuit is selected	
	0 = Low/high-power select is done via the SOSCSRC Configuration bit	
bit 1	SOSCEN: 32 kHz Secondary Oscillator (SOSC) Enable bit	
	1 = Enables the secondary oscillator	
	0 = Disables the secondary oscillator	
bit 0	OSWEN: Oscillator Switch Enable bit	
	1 = Initiates an oscillator switch to the clock source specified by the NOSC<2:0> bits	
	0 = Oscillator switch is complete	
Note 1:	Reset values for these bits are determined by the FNOSCx Configuration bits.	

- 2: This bit also resets to '0' during any valid clock switch or whenever a non-PLL Clock mode is selected.
 - **3:** When SOSC is selected to run from a digital clock input, rather than an external crystal (SOSCSRC = 0), this bit has no effect.




FIGURE 15-1: OUTPUT COMPARE x BLOCK DIAGRAM (16-BIT MODE)

REGISTER 15-2: OCxCON2: OUTPUT COMPARE x CONTROL REGISTER 2

HS = Hardware Settable bit

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
FLTMD	FLTOUT	FLTTRIEN	OCINV	—	DCB1 ⁽³⁾	DCB0 ⁽³⁾	OC32
bit 15							bit 8

R/W-0	R/W-0, HS	R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0
OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0
bit 7							bit 0

Legenu.	110 - Haluwale Sellabi		
R = Read	able bit W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value	e at POR '1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 15	FLTMD: Fault Mode Select bit		
	1 = Fault mode is maintained until the	e Fault source is removed and	I the corresponding OCFLTx bit is
	cleared in software 0 = Fault mode is maintained until the	Fault source is removed and	a new PWM period starts
bit 14	FLTOUT: Fault Out bit		
	1 = PWM output is driven high on a Fa	ault	
	0 = PWM output is driven low on a Fa	ult	
bit 13	FLTTRIEN: Fault Output State Select		
	 1 = Pin is forced to an output on a Fat 0 = Pin I/O condition is unaffected by 		
bit 12	OCINV: Output Compare x Invert bit	araull	
	1 = OCx output is inverted		
	0 = OCx output is not inverted		
bit 11	Unimplemented: Read as '0'		
bit 10-9	DCB<1:0>: Output Compare x Pulse-\	Width Least Significant bits ⁽³⁾	
	11 = Delays OCx falling edge by $3/4$ o	•	
	10 = Delays OCx falling edge by 1/2 o 01 = Delays OCx falling edge by 1/4 o	-	
	00 = OCx falling edge occurs at the sta	,	
bit 8	OC32: Cascade Two Output Compare	Modules Enable bit (32-bit op	peration)
	1 = Cascade module operation is ena		
h:+ 7	0 = Cascade module operation is disa		
bit 7	OCTRIG: Output Compare x Sync/Trig 1 = Triggers OCx from source designation		
	0 = Synchronizes OCx with source design		its
bit 6	TRIGSTAT: Timer Trigger Status bit		
	1 = Timer source has been triggered a		
	0 = Timer source has not been trigger	-	
bit 5	OCTRIS: Output Compare x Output Pi	in Direction Select bit	
	 1 = OCx pin is tri-stated 0 = Output Compare x peripheral is co 	n	
Note 1:	Do not use an output compare module as equivalent SYNCSELx setting.	its own trigger source, either t	by selecting this mode or another
2:	Use these inputs as trigger sources only a	nd never as Sync sources.	
3:	These bits affect the rising edge when OC	INV = 1. The bits have no effe	ect when the OCMx bits
	(OCxCON1<2:0>) = 001.		

Legend:

17.3 Setting Baud Rate When Operating as a Bus Master

To compute the Baud Rate Generator (BRG) reload value, use Equation 17-1.

EQUATION 17-1: COMPUTING BAUD RATE RELOAD VALUE⁽¹⁾




TABLE 17-1: I²C[™] CLOCK RATES⁽¹⁾

17.4 Slave Address Masking

The I2CxMSK register (Register 17-3) designates address bit positions as "don't care" for both 7-Bit and 10-Bit Addressing modes. Setting a particular bit location (= 1) in the I2CxMSK register causes the slave module to respond, whether the corresponding address bit value is '0' or '1'. For example, when I2CxMSK is set to '00100000', the slave module will detect both addresses: '0000000' and '00100000'.

To enable address masking, the Intelligent Peripheral Management Interface (IPMI) must be disabled by clearing the IPMIEN bit (I2C1CON<11>).

Note: As a result of changes in the I²C protocol, the addresses in Table 17-2 are reserved and will not be Acknowledged in Slave mode. This includes any address mask settings that include any of these addresses.

Required	_	I2CxB	RG Value	Actual	
System Fsc∟			(Hexadecimal)	FSCL	
100 kHz	16 MHz	157	9D	100 kHz	
100 kHz	8 MHz	78	4E	100 kHz	
100 kHz	4 MHz	39	27	99 kHz	
400 kHz	16 MHz	37	25	404 kHz	
400 kHz	8 MHz	18	12	404 kHz	
400 kHz	4 MHz	9	9	385 kHz	
400 kHz	2 MHz	4	4	385 kHz	
1 MHz	16 MHz	13	D	1.026 MHz	
1 MHz	8 MHz	6	6	1.026 MHz	
1 MHz	4 MHz	3	3	0.909 MHz	

Note 1: Based on Fcy = Fosc/2; Doze mode and PLL are disabled.

TABLE 17-2: $I^2 C^{TM}$ RESERVED ADDRESSES⁽¹⁾

Slave Address	R/W Bit	Description
0000 000	0	General Call Address ⁽²⁾
0000 000	1	Start Byte
0000 001	х	CBus Address
0000 010	х	Reserved
0000 011	х	Reserved
0000 1xx	х	HS Mode Master Code
1111 1xx	х	Reserved
1111 0xx	х	10-Bit Slave Upper Byte ⁽³⁾

Note 1: The address bits listed here will never cause an address match, independent of the address mask settings.

2: This address will be Acknowledged only if GCEN = 1.

3: A match on this address can only occur on the upper byte in 10-Bit Addressing mode.

19.2.4 RTCC CONTROL REGISTERS

REGISTER 19-1: RCFGCAL: RTCC CALIBRATION AND CONFIGURATION REGISTER⁽¹⁾

R/W-0	U-0	R/W-0	R-0, HSC	R-0, HSC	R/W-0	R/W-0	R/W-0		
RTCEN ⁽²⁾		RTCWREN	RTCSYNC	HALFSEC ⁽³⁾	RTCOE	RTCPTR1	RTCPTR0		
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
CAL7	CAL6	CAL5	CAL4	CAL3	CAL2	CAL1	CAL0		
bit 7							bit (
Legend:		HSC = Hardw	are Settable/C	learable bit					
R = Readabl	e bit	W = Writable I	oit	U = Unimplem	ented bit, rea	d as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	iown		
bit 15	RTCEN: RTC	CC Enable bit ⁽²⁾							
		nodule is enable							
		nodule is disable							
bit 14	-	nted: Read as '0							
bit 13	RTCWREN: RTCC Value Registers Write Enable bit 1 = RTCVALH and RTCVALL registers can be written to by the user								
		_H and RTCVAL				n to by the user			
bit 12			•		•	,			
	RTCSYNC: RTCC Value Registers Read Synchronization bit 1 = RTCVALH, RTCVALL and ALCFGRPT registers can change while reading due to a rollover ripple								
		j in an invalid da		register is read	twice and resu	ults in the same	data, the data		
		assumed to be v		anistana ana ha					
		-n, RICVALL OF	ALCEGRETT				rallavar rinnla		
L:1 11		Jalf Casand Chat		egiotero can be			rollover ripple		
bit 11		Half Second Stat					rollover ripple		
bit 11	1 = Second	half period of a	second				rollover ripple		
	1 = Second 0 = First hal	half period of a s f period of a sec	second ond				rollover ripple		
	1 = Second 0 = First hal RTCOE: RT	half period of a	second ond le bit				rollover ripple		
	1 = Second 0 = First hal RTCOE: RT0 1 = RTCC o	half period of a s f period of a sec CC Output Enab	second ond le bit				rollover ripple		
bit 11 bit 10 bit 9-8	1 = Second 0 = First hal RTCOE: RTC 1 = RTCC o 0 = RTCC o RTCPTR<1:	half period of a s f period of a sec CC Output Enab utput is enabled utput is disabled 0>: RTCC Value	second ond le bit Register Wind	dow Pointer bits					
bit 10	1 = Second 0 = First hal RTCOE: RTC 1 = RTCC o 0 = RTCC o RTCPTR<1: Points to the	half period of a set f period of a sec CC Output Enab utput is enabled utput is disabled 0>: RTCC Value corresponding R	second ond le bit Register Wind TCC Value reg	dow Pointer bits gisters when rea	ding the RTC	/ALH and RTC\	/ALL registers		
bit 10	1 = Second 0 = First hal RTCOE: RTC 1 = RTCC o 0 = RTCC o RTCPTR<1: Points to the	half period of a sec f period of a sec CC Output Enab utput is enabled utput is disabled 0>: RTCC Value corresponding R R<1:0> value dec	second ond le bit Register Wind TCC Value reg	dow Pointer bits gisters when rea	ding the RTC	/ALH and RTC\	/ALL registers		
bit 10	 1 = Second 0 = First hal RTCOE: RTC 1 = RTCC o 0 = RTCC o RTCPTR<1: Points to the The RTCPTF 	half period of a set f period of a sec CC Output Enab utput is enabled utput is disabled 0>: RTCC Value corresponding R R<1:0> value dec : <u>8>:</u>	second ond le bit Register Wind TCC Value reg	dow Pointer bits gisters when rea	ding the RTC	/ALH and RTC\	/ALL registers		
bit 10	1 = Second 0 = First hal RTCOE: RTC 1 = RTCC o 0 = RTCC o RTCPTR<1: Points to the The RTCPTF <u>RTCVAL<15</u> 00 = MINUT 01 = WEEKI	half period of a s f period of a sec CC Output Enab utput is enabled utput is disabled 0>: RTCC Value corresponding R R<1:0> value dec : <u>8>:</u> ES DAY	second ond le bit Register Wind TCC Value reg	dow Pointer bits gisters when rea	ding the RTC	/ALH and RTC\	/ALL registers		
bit 10	1 = Second 0 = First hal RTCOE: RTC 1 = RTCC o 0 = RTCC o RTCPTR<1: Points to the The RTCPTF <u>RTCVAL<15</u> 00 = MINUT 01 = WEEKE 10 = MONTH	half period of a s f period of a sec CC Output Enab utput is enabled utput is disabled 0>: RTCC Value corresponding R <<1:0> value dec : <u>8>:</u> ES DAY	second ond le bit Register Wind TCC Value reg	dow Pointer bits gisters when rea	ding the RTC	/ALH and RTC\	/ALL registers		
bit 10	1 = Second 0 = First hal RTCOE: RTC 1 = RTCC o 0 = RTCC o RTCPTR<1: Points to the The RTCPTF <u>RTCVAL<15</u> 00 = MINUT 01 = WEEKI 10 = MONTH 11 = Reserve	half period of a set f period of a sec CC Output Enab utput is enabled utput is disabled 0>: RTCC Value corresponding R R<1:0> value dec : <u>8>:</u> ES DAY H ed	second ond le bit Register Wind TCC Value reg	dow Pointer bits gisters when rea	ding the RTC	/ALH and RTC\	/ALL registers		
bit 10	1 = Second 0 = First hal RTCOE: RTC 1 = RTCC o 0 = RTCC o RTCPTR<1: Points to the The RTCPTF <u>RTCVAL<15</u> 00 = MINUT 01 = WEEKE 10 = MONTH	half period of a set f period of a sec CC Output Enab utput is enabled utput is disabled 0>: RTCC Value corresponding R R<1:0> value dec : <u>8>:</u> ES DAY H ed <u>D>:</u>	second ond le bit Register Wind TCC Value reg	dow Pointer bits gisters when rea	ding the RTC	/ALH and RTC\	/ALL registers		
bit 10	1 = Second 0 = First hal RTCOE : RTC 1 = RTCC o 0 = RTCC o RTCPTR<1 : Points to the The RTCPTF <u>RTCVAL<15</u> 00 = MINUT 01 = WEEKE 10 = MONTH 11 = Reserve <u>RTCVAL<7:C</u> 00 = SECON 01 = HOURS	half period of a sec f period of a sec CC Output Enab utput is enabled utput is disabled 0>: RTCC Value corresponding R R<1:0> value dec <u>:8>:</u> ES DAY H ed <u>)>:</u> NDS	second ond le bit Register Wind TCC Value reg	dow Pointer bits gisters when rea	ding the RTC	/ALH and RTC\	/ALL registers		
bit 10	1 = Second 0 = First hal RTCOE : RTC 1 = RTCC o 0 = RTCC o RTCPTR<1 : Points to the The RTCPTF <u>RTCVAL<15</u> 00 = MINUT 01 = WEEKI 10 = MONTF 11 = Reserve <u>RTCVAL<7:C</u> 00 = SECON	half period of a sec f period of a sec CC Output Enab utput is enabled utput is disabled 0>: RTCC Value corresponding R R<1:0> value dec <u>:8>:</u> ES DAY H ed <u>)>:</u> NDS	second ond le bit Register Wind TCC Value reg	dow Pointer bits gisters when rea	ding the RTC	/ALH and RTC\	/ALL registers		

Note 1: The RCFGCAL register is only affected by a POR.

- 2: A write to the RTCEN bit is only allowed when RTCWREN = 1.
- **3:** This bit is read-only; it is cleared to '0' on a write to the lower half of the MINSEC register.

REGISTER 20-2: CRCCON2: CRC CONTROL REGISTER 2

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	DWIDTH4	DWIDTH3	DWIDTH2	DWIDTH1	DWIDTH0
bit 15						•	bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_			PLEN4	PLEN3	PLEN2	PLEN1	PLEN0
bit 7						•	bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at POR '1' = Bit is set			'0' = Bit is clea	ared	x = Bit is unknown		
bit 15-13	Unimplemen	ted: Read as '	0'				
bit 12-8	DWIDTH<4:0	>: Data Width	Select bits				
		idth of the data				• •	

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **PLEN<4:0>:** Polynomial Length Select bits Defines the length of the CRC polynomial (Polynomial Length = (PLEN<4:0>) + 1).

U-0	R/W-0	U-0	U-0	U-0	U-0	U-0	
—	HLSIDL	—	—	—	—		
	_					bit 8	
_	-	U-0	-	_	-	R/W-0	
BGVST	IRVST	—	HLVDL3	HLVDL2	HLVDL1	HLVDL0	
						bit C	
e bit	W = Writable I	oit	U = Unimplem	nented bit, read	l as '0'		
POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own	
HLVDEN: Hig	gh/Low-Voltage	Detect Powe	r Enable bit				
•							
	-		dovice enters ld	la mada			
				le moue			
	-						
-			t				
1 = Event oc	curs when voltag	ge equals or	exceeds trip poir	•	,		
				oint (HLVDL<3)	U>)		
	· •	-					
1 = Indicates that the internal reference voltage is stable and the high-voltage detect logic generates							
				le and the high	n-voltage detog	t logic will po	
enabled		U - F		U / · · · · ·			
Unimplemer	nted: Read as '0)'					
	-	-					
1111 = Exter	nal analog input	t is used (inp	ut comes from th	e HLVDIN pin)			
1110 = Irip I 1101 = Trip I	Point 2(1)						
1100 = Trip I	Point 3 ⁽¹⁾						
•							
•							
	R/W-0 BGVST BGVST HLVDEN: Hig 1 = HLVD is 0 = HLVD is 0 = HLVD is Unimplemer HLSIDL: HLV 1 = Discontin 0 = Continue Unimplemer VDIR: Voltag 1 = Event occ 0 = Event occ 0 = Event occ 0 = Event occ 0 = Indicates 0 = Indicates IRVST: Interr 1 = Indicates 0 = Indicates the intern 0 = Indicates generate enabled Unimplemer HLVDL<3:0> 1111 = Exter 1101 = Trip F 1101 = Trip F	— HLSIDL R/W-0 R/W-0 BGVST IRVST BGVST IRVST HLVDEN: High/Low-Voltage 1 = HLVD is enabled 1' = Bit is set HLVDEN: High/Low-Voltage 1 = HLVD is enabled 0 0 = HLVD is disabled Unimplemented: Unimplemented: Read as '0' HLSIDL: HLVD Stop in Idle M 1 = Discontinues module operation 0' Unimplemented: Read as '0' VDIR: Voltage Change Direct 1 = Event occurs when voltage 0' 0 = Event occurs when voltage 1' 0 = Indicates that the band g 0' 0 = Indicates that the band g 0' 1 = Indicates that the band g 1' 0 = Indicates that the internation 1' 1 = Indicates that the internatis the internation	— HLSIDL — R/W-0 R/W-0 U-0 BGVST IRVST — IBGVST IRVST — IE bit W = Writable bit IPOR IPOR '1' = Bit is set IPOR HLVDEN: High/Low-Voltage Detect Powe 1 I = HLVD is enabled 0 0 = HLVD is disabled Unimplemented: Read as '0' HLSIDL: HLVD Stop in Idle Mode bit 1 1 = Discontinues module operation when 0 0 = Continues module operation in Idle m Unimplemented: Read as '0' VDIR: Voltage Change Direction Select bi 1 1 = Event occurs when voltage equals or to 0 0 = Event occurs when voltage equals or to 0 0 = Event occurs when voltage equals or to 0 1 = Indicates that the band gap voltage is 0 0 = Indicates that the band gap voltage is 0 1 = Indicates that the internal reference w the interrupt flag at the specified volta 0 = Indicates that the internal reference w generate the interrupt flag at the specified volta 0 = Indicates that the internal reference w the interrupt flag at the specified volta	- HLSIDL - - R/W-0 R/W-0 U-0 R/W-0 BGVST IRVST - HLVDL3 Ie bit W = Writable bit U = Unimplement POR '1' = Bit is set '0' = Bit is clear HLVDEN: High/Low-Voltage Detect Power Enable bit 1 = HLVD is enabled 0 = HLVD is enabled Unimplemented: Read as '0' HLSIDL: HLVD Stop in Idle Mode bit 1 = Discontinues module operation when device enters Id 0 = Continues module operation in Idle mode Unimplemented: Read as '0' VDIR: Voltage Change Direction Select bit 1 = Event occurs when voltage equals or exceeds trip poir 0 = Event occurs when voltage equals or falls below trip poir 0 = Event occurs when voltage stable Flag bit 1 = Indicates that the band gap voltage is unstable IRVST: Internal Reference Voltage Stable Flag bit 1 = Indicates that the internal reference voltage is stable 0 = Indicates that the internal reference voltage is unstable generate the interrupt flag at the specified voltage range 0 = Indicates that the internal reference voltage is unstable unimplemented: Read as '0' HLVDL<<3:0>: High/Low-Voltage Detection Limit bits 111 = External analog input is used (input comes from the 1110 = Trip Point 1 ⁽¹⁾ <td>- HLSIDL - - - R/W-0 R/W-0 U-0 R/W-0 R/W-0 BGVST IRVST - HLVDL3 HLVDL2 HLVDEN: High/Low-Voltage Detect Power Enable bit 1 read 1 = HLVD is enabled 0' = Bit is cleared 0' Unimplemented: Read as '0' HLSIDL: HLVD Stop in Idle Mode bit 1 = Discontinues module operation when device enters Idle mode 0 = Continues module operation in Idle mode Unimplemented: Read as '0' VDIR: Voltage Change Direction Select bit 1 = Event occurs when voltage equals or exceeds trip point (HLVDL<3:0:</td> 0 0 = Event occurs when voltage table Flag bit 1 = Indicates that the band gap voltage is stable 0 = Indicates that the band gap voltage is unstable IRVST: Internal Reference Voltage Stable Flag bit 1 = Indicates that the internal reference voltage is unstable and the high-vertibe interrupt flag at the specified voltage range. 0 = Indicates that the internal reference v	- HLSIDL - - - R/W-0 R/W-0 U-0 R/W-0 R/W-0 BGVST IRVST - HLVDL3 HLVDL2 HLVDEN: High/Low-Voltage Detect Power Enable bit 1 read 1 = HLVD is enabled 0' = Bit is cleared 0' Unimplemented: Read as '0' HLSIDL: HLVD Stop in Idle Mode bit 1 = Discontinues module operation when device enters Idle mode 0 = Continues module operation in Idle mode Unimplemented: Read as '0' VDIR: Voltage Change Direction Select bit 1 = Event occurs when voltage equals or exceeds trip point (HLVDL<3:0:	- HLSIDL - - - R/W-0 R/W-0 U-0 R/W-0 R/W-0 R/W-0 BGVST IRVST - HLVDL3 HLVDL2 HLVDL1 Ie bit W = Writable bit U = Unimplemented bit, read as '0' IPOR '1' = Bit is set '0' = Bit is cleared x = Bit is unkn HLVDEN: High/Low-Voltage Detect Power Enable bit 1 HLVD is enabled 0 = HLVD is enabled 0' HLVD is disabled Unimplemented: Read as '0' HLSIDL: HLVD Stop in Idle Mode bit 1 1 = Discontinues module operation when device enters Idle mode 0 = Continues module operation in Idle mode Unimplemented: Read as '0' VDIR: Voltage Change Direction Select bit 1 1 = Event occurs when voltage equals or falls below trip point (HLVDL<3:0>) 0 BGVST: Band Gap Voltage Stable Flag bit 1 = Indicates that the band gap voltage is stable 1 = Indicates that the band gap voltage is unstable IRVST: Internal Reference Voltage Tange 0 = Indicates that the internal reference voltage is unstable and the high-voltage detect lot the interrupt flag at the specified voltage range. 0 = Indicates that the internal reference voltage is unstable and the high-voltage detect lot the interrupt flag at th	

REGISTER 21-1: HLVDCON: HIGH/LOW-VOLTAGE DETECT CONTROL REGISTER



To perform an A/D conversion:

- 1. Configure the A/D module:
 - a) Configure the port pins as analog inputs and/or select band gap reference inputs (ANS<12:10>, ANS<5:0>).
 - b) Select voltage reference source to match the expected range on the analog inputs (AD1CON2<15:13>).
 - c) Select the analog conversion clock to match the desired data rate with the processor clock (AD1CON3<7:0>).
 - d) Select the appropriate sample/conversion sequence (AD1CON1<7:4> and AD1CON3<12:8>).
 - e) Select how conversion results are presented in the buffer (AD1CON1<9:8>).
 - f) Select the interrupt rate (AD1CON2<6:2>).
 - g) Turn on the A/D module (AD1CON1<15>).
- 2. Configure the A/D interrupt (if required):
 - a) Clear the AD1IF bit.
 - b) Select the A/D interrupt priority.

To perform an A/D sample and conversion using Threshold Detect scanning:

- 1. Configure the A/D module:
 - a) Configure the port pins as analog inputs (ANS<12:10>, ANS<5,0>).
 - b) Select the voltage reference source to match the expected range on the analog inputs (AD1CON2<15:13>).
 - c) Select the analog conversion clock to match the desired data rate with the processor clock (AD1CON3<7:0>).
 - d) Select the appropriate sample/conversion sequence (AD1CON1<7:4>, AD1CON3<12:8>).
 - Select how the conversion results are presented in the buffer (AD1CON1<9:8>).
 - f) Select the interrupt rate (AD1CON2<6:2>).
- 2. Configure the threshold compare channels:
 - a) Enable auto-scan ASEN bit (AD1CON5<15>).
 - b) Select the Compare mode, "Greater Than, Less Than or Windowed" – CMx bits (AD1CON5<1:0>).
 - c) Select the threshold compare channels to be scanned (ADCSSH, ADCSSL).
 - d) If the CTMU is required as a current source for a threshold compare channel, enable the corresponding CTMU channel (ADCCTMUENH, ADCCTMUENL).
 - e) Write the threshold values into the corresponding ADC1BUFn registers.
 - f) Turn on the A/D module (AD1CON1<15>).

Note: If performing an A/D sample and conversion using Threshold Detect in Sleep Mode, the RC A/D clock source must be selected before entering into Sleep mode.

- 3. Configure the A/D interrupt (OPTIONAL):
 - a) Clear the AD1IF bit.
 - b) Select the A/D interrupt priority.




FIGURE 29-19: SPIX MODULE MASTER MODE TIMING CHARACTERISTICS (CKE = 1)

TABLE 29-37: SPIX MODULE MASTER MODE TIMING REQUIREMENTS (CKE = 1)

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 2.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$				
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Мах	Units	Conditions
SP10	TscL	SCKx Output Low Time ⁽²⁾	Tcy/2	—	_	ns	
SP11	TscH	SCKx Output High Time ⁽²⁾	Tcy/2	_	_	ns	
SP20	TscF	SCKx Output Fall Time ⁽³⁾	_	10	25	ns	
SP21	TscR	SCKx Output Rise Time ⁽³⁾	—	10	25	ns	
SP30	TdoF	SDOx Data Output Fall Time ⁽³⁾	_	10	25	ns	
SP31	TdoR	SDOx Data Output Rise Time ⁽³⁾	_	10	25	ns	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	—	30	ns	
SP36	TdoV2sc, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	—	ns	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	20	—	—	ns	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	20	—	—	ns	

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: The minimum clock period for SCKx is 100 ns; therefore, the clock generated in Master mode must not violate this specification.

3: This assumes a 50 pF load on all SPIx pins.





FIGURE 30-33: TYPICAL BAND GAP VOLTAGE vs. TEMPERATURE ($2.0V \le VDD \le 5.5V$)



Timing Requirements	
A/D Conversion	
CLKO and I/O	
External Clock	
I ² C Bus Data (Master Mode)	284, 285
I ² C Bus Data (Slave Mode)	
I ² C Bus Start/Stop Bits (Slave Mode)	
Input Capture x	
Output Capture	
PLL Clock Specifications	
PWM	
SPIx Master Mode (CKE = 0)	
SPIx Master Mode (CKE = 1)	
SPIx Slave Mode (CKE = 0)	
SPIx Slave Mode (CKE = 1)	
Timer1/2/3/4/5 External Clock Input	
UARTx	

U

UART 177 Baud Rate Generator (BRG) 178 Break and Sync Transmit Sequence 179 IrDA Support 179 Operation of UxCTS and UxRTS Control Pins 179 Receiving in 8-Bit or 9-Bit Data Mode 179 Transmitting in 8-Bit Data Mode 179 Transmitting in 9-Bit Data Mode 179
--

W

Watchdog Timer	
Deep Sleep (DSWDT)	250
Watchdog Timer (WDT)	248
Windowed Operation	249
WWW Address	358
WWW, On-Line Support	9