

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details


2 0 0 0 0 0 0	
Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	24
Program Memory Size	16KB (5.5K x 24)
Program Memory Type	FLASH
EEPROM Size	512 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 13x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24f16ka302t-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams

28-Pin SPDIP/SSOP/SOIC^(1,2)



2 V 3 C 4 P 5 P 6 A 7 A 8 V 9 C 10 C 11 S 12 S	PIC24FVXXKA302 MCLR/Vpp/RA5 VReF+/CVReF+/AN0/C3INC/CTED1/CN2/RA0 CVREF-/VREF-/AN1/CN3/RA1	PIC24FXXKA302
2 V 3 C 4 P 5 P 6 A 7 A 8 V 9 C 10 C 11 S 12 S	VREF+/CVREF+/AN0/C3INC/CTED1/CN2/RA0	
3 C 4 P 5 P 6 A 7 A 8 V 9 C 10 C 11 S 12 S		
4 P 5 P 6 A 7 A 8 V 9 C 10 C 11 S 12 S	CVREF-/VREF-/AN1/CN3/RA1	VREF+/CVREF+/AN0/C3INC/CTED1/CN2/RA0
5 P 6 A 7 A 8 V 9 C 10 C 11 S 12 S		CVREF-/VREF-/AN1/CN3/RA1
6 A 7 A 8 V 9 C 10 C 11 S 12 S	PGED1/AN2/ULPWU/CTCMP/C1IND/C2INB/C3IND/U2TX/CN4/RB0	PGED1/AN2/ULPWU/CTCMP/C1IND/C2INB/C3IND/U2TX/CN4/RB0
7 A 8 V 9 C 10 C 11 S 12 S	PGEC1/AN3/C1INC/C2INA/U2RX/CTED12/CN5/RB1	PGEC1/AN3/C1INC/C2INA/U2RX/CN5/RB1
8 V 9 C 10 C 11 S 12 S	AN4/C1INB/C2IND/SDA2/T5CK/T4CK/U1RX/CTED13/CN6/RB2	AN4/C1INB/C2IND/SDA2/T5CK/T4CK/U1RX/CTED13/CN6/RB2
9 C 10 C 11 S 12 S	AN5/C1INA/C2INC/SCL2/CN7/RB3	AN5/C1INA/C2INC/SCL2/CN7/RB3
10 C 11 S 12 S	Vss	Vss
11 S 12 S	OSCI/AN13/CLKI/CN30/RA2	OSCI/AN13/CLKI/CN30/RA2
12 S	OSCO/AN14/CLKO/CN29/RA3	OSCO/AN14/CLKO/CN29/RA3
-	SOSCI/AN15/U2RTS/CN1/RB4	SOSCI/AN15/U2RTS/CN1/RB4
13 V	SOSCO/SCLKI/U2CTS/CN0/RA4	SOSCO/SCLKI/U2CTS/CN0/RA4
10	Vdd	VDD
14 P	PGED3/ASDA ⁽¹⁾ /SCK2/CN27/RB5	PGED3/ASDA ⁽¹⁾ /SCK2/CN27/RB5
15 P	PGEC3/ASCL ⁽¹⁾ /SDO2/CN24/RB6	PGEC3/ASCL ⁽¹⁾ /SDO2/CN24/RB6
16 U	U1TX/C2OUT/OC1/INT0/CN23/RB7	U1TX/INT0/CN23/RB7
17 S	SCL1/U1CTS/C3OUT/CTED10/CN22/RB8	SCL1/U1CTS/C3OUT/CTED10/CN22/RB8
18 S	SDA1/T1CK/U1RTS/IC2/CTED4/CN21/RB9	SDA1/T1CK/U1RTS/IC2/CTED4/CN21/RB9
19 S	SDI2/IC1/CTED3/CN9/RA7	SDI2/IC1/CTED3/CN9/RA7
20 V	VCAP	C2OUT/OC1/CTED1/INT2/CN8/RA6
21 P	PGED2/SDI1/OC3/CTED11/CN16/RB10	PGED2/SDI1/OC3/CTED11/CN16/RB10
22 P	PGEC2/SCK1/OC2/CTED9/CN15/RB11	PGEC2/SCK1/OC2/CTED9/CN15/RB11
23 A	AN12/HLVDIN/SS2/IC3/CTED2/INT2/CN14/RB12	AN12/HLVDIN/SS2/IC3/CTED2/CN14/RB12
24 A	AN11/SDO1/OCFB/CTPLS/CN13/RB13	AN11/SDO1/OCFB/CTPLS/CN13/RB13
25 C	CVREF/AN10/C3INB/RTCC/C1OUT/OCFA/CTED5/INT1/CN12/RB14	CVREF/AN10/C3INB/RTCC/C1OUT/OCFA/CTED5/INT1/CN12/ RB14
26 A	AN9/C3INA/T3CK/T2CK/REFO/SS1/CTED6/CN11/RB15	AN9/C3INA/T3CK/T2CK/REFO/SS1/CTED6/CN11/RB15
27 V		
28 V	Vss/AVss	Vss/AVss

Legend:

Pin numbers in **bold** indicate pin function differences between PIC24FV and PIC24F devices.

Note 1: Alternative multiplexing for SDA1 (ASDA1) and SCL1 (ASCL1) when the I2CSEL Configuration bit is set.

2: PIC24F32KA304 device pins have a maximum voltage of 3.6V and are not 5V tolerant.

TABLE 1-3: PIC24FV32KA304 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

			F					FV					
			Pin Number					Pin Number					
Function	20-Pin PDIP/ SSOP/ SOIC	28-Pin SPDIP/ SSOP/ SOIC	28-Pin QFN	44-Pin QFN/ TQFP	48-Pin UQFN	20-Pin PDIP/ SSOP/ SOIC	28-Pin SPDIP/ SSOP/ SOIC	28-Pin QFN	44-Pin QFN/ TQFP	48-Pin UQFN	I/O	Buffer	Description
CN23	11	16	13	43	47	11	16	13	43	47	I	ST	Interrupt-on-Change Inputs
CN24		15	12	42	46	-	15	12	42	46	1	ST	
CN25		_	_	37	40	-			37	40	1	ST	
CN26		_	_	38	41				38	41	I	ST	
CN27		14	11	41	45		14	11	41	45	I	ST	
CN28		_	_	36	39				36	39	I	ST	
CN29	8	10	7	31	34	8	10	7	31	34	I	ST	
CN30	7	9	6	30	33	7	9	6	30	33	I	ST	
CN31		_	_	26	28	—	_	—	26	28	I	ST	
CN32		_	—	25	27	—	—	—	25	27	1	ST	
CN33		_	—	32	35	—	—	—	32	35	1	ST	
CN34		_	—	35	38	—	—	—	35	38	I	ST	
CN35		_	_	12	13	—	_	—	12	13	I	ST	
CN36		_	_	13	14	—	_	—	13	14	I	ST	
CVREF	17	25	22	14	15	17	25	22	14	15	I	ANA	Comparator Voltage Reference Output
CVREF+	2	2	27	19	21	2	2	27	19	21	I	ANA	Comparator Reference Positive Input Voltage
CVREF-	3	3	28	20	22	3	3	28	20	22	I	ANA	Comparator Reference Negative Input Voltage
CTCMP	4	4	1	21	23	4	4	1	21	23	I	ANA	CTMU Comparator Input
CTED1	14	20	17	7	7	11	2	27	19	21	I	ST	CTMU Trigger Edge Inputs
CTED2	15	23	20	10	11	15	23	20	10	11	I	ST	
CTED3	_	19	16	6	6	_	19	16	6	6	I	ST	
CTED4	13	18	15	1	1	13	18	15	1	1	1	ST	
CTED5	17	25	22	14	15	17	25	22	14	15	I	ST	
CTED6	18	26	23	15	16	18	26	23	15	16	I	ST	
CTED7	_	_	_	5	5	_	—	_	5	5	I	ST	
CTED8	_	_	—	13	14	—	—	—	13	14	I	ST	
CTED9	_	22	19	9	10	—	22	19	9	10	I	ST	
CTED10	12	17	14	44	48	12	17	14	44	48	I	ST]
CTED11	_	21	18	8	9	—	21	18	8	9	I	ST]
CTED12	5	5	2	22	24	5	5	2	22	24	I	ST]
CTED13	6	6	3	23	25	6	6	3	23	25	1	ST	1

TABLE 4-6: TIM	ER REGISTER MAP
----------------	-----------------

	•••																	
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TMR1	0100								ΤM	1R1								0000
PR1	0102		PR1									FFFF						
T1CON	0104	TON	_	TSIDL	_	_	—	T1ECS1	T1ECS0		TGATE	TCKPS1	TCKPS0	_	TSYNC	TCS	—	0000
TMR2	0106		TMR2									0000						
TMR3HLD	0108		TMR3HLD									0000						
TMR3	010A		TMR3								0000							
PR2	010C		PR2								0000							
PR3	010E								P	R3								FFFF
T2CON	0110	TON	_	TSIDL	_	—		_			TGATE	TCKPS1	TCKPS0	T32	_	TCS		FFFF
T3CON	0112	TON	_	TSIDL	_	_	—	_	_	_	TGATE	TCKPS1	TCKPS0	_	_	TCS	—	0000
TMR4	0114				•	•	•		TN	1R4		•					•	0000
TMR5HLD	0116								TMR	5HLD								0000
TMR5	0118								ΤN	1R5								0000
PR4	011A								P	R4								FFFF
PR5	011C	PR5								FFFF								
T4CON	011E	TON	_	TSIDL		_		_		_	TGATE	TCKPS1	TCKPS0	T45	_	TCS		0000
T5CON	0120	TON	_	TSIDL	—	_		_	_	_	TGATE	TCKPS1	TCKPS0	—	_	TCS	_	0000
Legend: _	_ = unimr		read as '0'	Reset valu	Ins are show	vn in hever	lecimal				•	•				•		

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-7: INPUT CAPTURE REGISTER MAP

Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
0140	_	_	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	—	—	—	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
0142	—	_	_	_	_	_	—	IC32	ICTRIG	TRIGSTAT	_	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
0144	4 IC1BUF										0000						
0146		IC1TMR :									XXXX						
0148	-	_	ICSIDL	IC2TSEL2	IC2TSEL1	IC2TSEL0	_	_	_	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
014A	-	_	—	_	_	_	_	IC32	ICTRIG	TRIGSTAT	_	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
014C									IC2BU	F							0000
014E									IC2TM	R							xxxx
0150	-	_	ICSIDL	IC3TSEL2	IC3TSEL1	IC3TSEL0	_	_	_	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
0152	_	_	—	_	_	_	_	IC32	ICTRIG	TRIGSTAT		SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
0154	IC3BUF									0000							
0156		IC3TMR									XXXX						
	0140 0142 0144 0146 0148 014A 014C 014C 014C 0150 0152 0152	0142 0144 0146 0148 0144 0145 0146 0147 0148 0140 0141 0142 0145 0150 0152 0154	0140 — — 0142 — — 0144 — — 0146 — — 0148 — — 0148 — — 0140 — — 0141 — — 0142 — — 0144 — — 0145 — — 0150 — — 0152 — — 0154 — —	ICSIDL 0140 — — ICSIDL 0142 — — — 0144 — — — 0144 — — — 0146 — — ICSIDL 0148 — — ICSIDL 0144 — — — 0145 — — — 0146 — — — 0147 — — — 0148 — — — — 0142 — — — — 0142 — — — — 0150 — — — — 0152 — — — — 0154 — — — —	ICSIDL ICTSEL2 0140 — — ICSIDL ICTSEL2 0142 — — — — — 0144 — — — — — — 0144 — — ICSIDL IC2TSEL2 0148 — — ICSIDL IC2TSEL2 014A — — — — 014C — — — — 014E — — ICSIDL IC3TSEL2 0145 — — — — 0150 — — ICSIDL IC3TSEL2 0152 — — — — 0154 — — — —	Image: Normal System Image: No	ICSIDL ICTSEL2 ICTSEL1 ICTSEL0 0140 — — ICTSEL2 ICTSEL1 ICTSEL0 0142 — — — — — — 0144 — — — — — — — 0144 — — — — — — — 0146 — — ICSIDL IC2TSEL2 IC2TSEL1 IC2TSEL0 0148 — — — — — — — 0148 — — — IC2TSEL2 IC2TSEL1 IC2TSEL0 0144 — — — — — — — 0140 — — — — — — — — 01414 — — — IC3TSEL2 IC3TSEL1 IC3TSEL0 01412 — — — — — — — — <t< td=""><td>Image: Normal System Image: No</td><td>0140 $1CSIDL$ $1CTSEL2$ $ICTSEL1$ $ICTSEL0$ 0142 $-$</td><td>- $-$</td></t<> <td>0140ICSIDLICTSEL2ICTSEL1ICTSEL0ICS2ICTRIGTRIGSTAT0142ICIC32ICTRIGTRIGSTAT0144ICSIDLIC2TSEL2IC2TSEL1IC2TSEL0ICSIDLIC110148ICSIDLIC2TSEL2IC2TSEL1IC2TSEL0IC110148ICSIDLIC2TSEL2IC2TSEL1IC2TSEL0IC110144IC11IC13IC140144IC11IC130145ICSIDLIC3TSEL2IC3TSEL1IC3TSEL0IC120145IC12IC1RIGTRIGSTAT0154IC32ICTRIGTRIGSTAT</td> <td>0140$-$ICSIDLICTSEL2ICTSEL1ICTSEL0$-$ICI1ICI00142$-$<</td> <td>0140ICSIDLICTSEL2ICTSEL1ICTSEL0ICIICI0ICOV0142ICTSEL2ICTSEL1ICTSEL0ICTRIGTRIGSTATSYNCSEL40144IC32ICTRIGTRIGSTATSYNCSEL40146ICSIDLIC2TSEL2IC2TSEL1IC2TSEL1IC2TSEL0IC11ICI0ICOV0148ICSIDLIC2TSEL2IC2TSEL1IC2TSEL0IC11ICI0ICOV0144IC32ICTRIGTRIGSTATSYNCSEL40144IC2BUFIC2TSEL2IC2TSEL1IC2TSEL0IC11ICI0ICOV0144IC32ICTRIGTRIGSTATSYNCSEL40145IC32ICTRIGTRIGSTATSYNCSEL40154IC32ICTRIGTRIGSTATSYNCSEL40154IC32ICTRIGTRIGSTATSYNCSEL4</td> <td>0140ICSIDLICTSEL2ICTSEL1ICTSEL0ICI1ICI0ICOVICBNE0142IC32ICTRIGTRIGSTATSYNCSEL4SYNCSEL30144IC32ICTRIGTRIGSTATSYNCSEL4SYNCSEL30144IC32ICTRIGTRIGSTATSYNCSEL4SYNCSEL30146IC11ICI0ICOVICBNE0148ICSIDLIC2TSEL2IC2TSEL1IC2TSEL0IC32ICTRIGTRIGSTATSYNCSEL4SYNCSEL30144IC32ICTRIGTRIGSTATSYNCSEL4SYNCSEL30144IC32ICTRIGTRIGSTATSYNCSEL4SYNCSEL30145IC32ICTRIGTRIGSTATSYNCSEL4SYNCSEL30154IC31IC10ICOVICBNE0154IC33ICTRIGTRIGSTATSYNCSEL4SYNCSEL3</td> <td>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart$unde$</math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></td> <td>Image: Normal Section of the sectio</td> <td>Ale Ale Ale</td>	Image: Normal System Image: No	0140 $ 1CSIDL$ $1CTSEL2$ $ICTSEL1$ $ICTSEL0$ $ 0142$ $ -$	- $ -$	0140ICSIDLICTSEL2ICTSEL1ICTSEL0ICS2ICTRIGTRIGSTAT0142ICIC32ICTRIGTRIGSTAT0144ICSIDLIC2TSEL2IC2TSEL1IC2TSEL0ICSIDLIC110148ICSIDLIC2TSEL2IC2TSEL1IC2TSEL0IC110148ICSIDLIC2TSEL2IC2TSEL1IC2TSEL0IC110144IC11IC13IC140144IC11IC130145ICSIDLIC3TSEL2IC3TSEL1IC3TSEL0IC120145IC12IC1RIGTRIGSTAT0154IC32ICTRIGTRIGSTAT	0140 $ -$ ICSIDLICTSEL2ICTSEL1ICTSEL0 $ -$ ICI1ICI00142 $ -$ <	0140ICSIDLICTSEL2ICTSEL1ICTSEL0ICIICI0ICOV0142ICTSEL2ICTSEL1ICTSEL0ICTRIGTRIGSTATSYNCSEL40144IC32ICTRIGTRIGSTATSYNCSEL40146ICSIDLIC2TSEL2IC2TSEL1IC2TSEL1IC2TSEL0IC11ICI0ICOV0148ICSIDLIC2TSEL2IC2TSEL1IC2TSEL0IC11ICI0ICOV0144IC32ICTRIGTRIGSTATSYNCSEL40144IC2BUFIC2TSEL2IC2TSEL1IC2TSEL0IC11ICI0ICOV0144IC32ICTRIGTRIGSTATSYNCSEL40145IC32ICTRIGTRIGSTATSYNCSEL40154IC32ICTRIGTRIGSTATSYNCSEL40154IC32ICTRIGTRIGSTATSYNCSEL4	0140ICSIDLICTSEL2ICTSEL1ICTSEL0ICI1ICI0ICOVICBNE0142IC32ICTRIGTRIGSTATSYNCSEL4SYNCSEL30144IC32ICTRIGTRIGSTATSYNCSEL4SYNCSEL30144IC32ICTRIGTRIGSTATSYNCSEL4SYNCSEL30146IC11ICI0ICOVICBNE0148ICSIDLIC2TSEL2IC2TSEL1IC2TSEL0IC32ICTRIGTRIGSTATSYNCSEL4SYNCSEL30144IC32ICTRIGTRIGSTATSYNCSEL4SYNCSEL30144IC32ICTRIGTRIGSTATSYNCSEL4SYNCSEL30145IC32ICTRIGTRIGSTATSYNCSEL4SYNCSEL30154IC31IC10ICOVICBNE0154IC33ICTRIGTRIGSTATSYNCSEL4SYNCSEL3	underschwart $underschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunde$	Image: Normal Section of the sectio	Ale Ale

PIC24FV32KA304 FAMILY

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

NOTES:


6.3 NVM Address Register

As with Flash program memory, the NVM Address registers, NVMADRU and NVMADR, form the 24-bit Effective Address (EA) of the selected row or word for data EEPROM operations. The NVMADRU register is used to hold the upper 8 bits of the EA, while the NVMADR register is used to hold the lower 16 bits of the EA. These registers are not mapped into the Special Function Register (SFR) space. Instead, they directly capture the EA<23:0> of the last table write instruction that has been executed and selects the data EEPROM row to erase. Figure 6-1 depicts the program memory EA that is formed for programming and erase operations.

Like program memory operations, the Least Significant bit (LSb) of NVMADR is restricted to even addresses. This is because any given address in the data EEPROM space consists of only the lower word of the program memory width; the upper word, including the uppermost "phantom byte", are unavailable. This means that the LSb of a data EEPROM address will always be '0'.

Similarly, the Most Significant bit (MSb) of NVMADRU is always '0', since all addresses lie in the user program space.

FIGURE 6-1: DATA EEPROM ADDRESSING WITH TBLPAG AND NVM ADDRESS REGISTERS



6.4 Data EEPROM Operations

The EEPROM block is accessed using table read and write operations similar to those used for program memory. The TBLWTH and TBLRDH instructions are not required for data EEPROM operations since the memory is only 16 bits wide (data on the lower address is valid only). The following programming operations can be performed on the data EEPROM:

- · Erase one, four or eight words
- Bulk erase the entire data EEPROM
- Write one word
- Read one word

Note 1: Unexpected results will be obtained if the user attempts to read the EEPROM while a programming or erase operation is underway.

2: The C30 C compiler includes library procedures to automatically perform the table read and table write operations, manage the Table Pointer and write buffers, and unlock and initiate memory write sequences. This eliminates the need to create assembler macros or time critical routines in C for each application.

The library procedures are used in the code examples detailed in the following sections. General descriptions of each process are provided for users who are not using the C30 compiler libraries.

REGISTER 8-30: IPC18: INTERRUPT PRIORITY CONTROL REGISTER 18

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	_		—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_	_	_	_	_	HLVDIP2	HLVDIP1	HLVDIP0

bit 7

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-3 Unimplemented: Read as '0'

REGISTER 8-31: IPC19: INTERRUPT PRIORITY CONTROL REGISTER 19

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—			—
bit 15							bit 8

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
—	CTMUIP2	CTMUIP1	CTMUIP0	—	—	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-7 Unimplemented: Read as '0'

bit 6-4 **CTMUIP<2:0>:** CTMU Interrupt Priority bits

111 = Interrupt is Priority 7 (highest priority interrupt)

•

001 = Interrupt is Priority 1

000 = Interrupt source is disabled

bit 3-0 Unimplemented: Read as '0'

•

bit 0

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0		
TON	_	TSIDL				_	_		
bit 15		1					bit		
U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0		
	TGATE	TCKPS1	TCKPS0	T32 ⁽¹⁾	_	TCS	—		
bit 7							bit		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkno	own		
bit 15	TON: Timerx	On hit							
	When TxCON								
	1 = Starts 32	-bit Timerx/y							
	0 = Stops 32	-							
	<u>When TxCON</u> 1 = Starts 16								
	0 = Stops 16								
bit 14	Unimplemen	ted: Read as '	0'						
bit 13	TSIDL: Timer	x Stop in Idle N	/lode bit						
		ues module op s module opera		evice enters Id de	le mode				
bit 12-7	Unimplemen	ted: Read as '	0'						
bit 6	TGATE: Time	erx Gated Time	Accumulation	Enable bit					
	When TCS =								
	This bit is igno								
	<u>When TCS = 0:</u> 1 = Gated time accumulation is enabled								
	0 = Gated tin	ne accumulatio	n is disabled						
bit 5-4	TCKPS<1:0>	: Timerx Input	Clock Prescale	e Select bits					
	11 = 1:256								
	10 = 1:64 01 = 1:8								
	00 = 1:1								
bit 3		mer Mode Sele							
				er5 form a singl er5 act as two 1					
bit 2	Unimplemen	ted: Read as '	0'						
bit 1	TCS: Timerx	Clock Source S	Select bit						
		clock from pin clock (Fosc/2)	, TxCK (on the	rising edge)					
			0'						
bit 0	Unimplemen	ted: Read as '	0						

18.2 Transmitting in 8-Bit Data Mode

- 1. Set up the UARTx:
 - a) Write appropriate values for data, parity and Stop bits.
 - b) Write appropriate baud rate value to the UxBRG register.
 - c) Set up transmit and receive interrupt enable and priority bits.
- 2. Enable the UARTx.
- 3. Set the UTXEN bit (causes a transmit interrupt, two cycles after being set).
- 4. Write the data byte to the lower byte of the UxTXREG word. The value will be immediately transferred to the Transmit Shift Register (TSR) and the serial bit stream will start shifting out with the next rising edge of the baud clock.
- Alternately, the data byte may be transferred while UTXEN = 0 and then, the user may set UTXEN. This will cause the serial bit stream to begin immediately, because the baud clock will start from a cleared state.
- 6. A transmit interrupt will be generated as per interrupt control bit, UTXISELx.

18.3 Transmitting in 9-Bit Data Mode

- 1. Set up the UARTx (as described in **Section 18.2** "**Transmitting in 8-Bit Data Mode**").
- 2. Enable the UARTx.
- 3. Set the UTXEN bit (causes a transmit interrupt, two cycles after being set).
- 4. Write UxTXREG as a 16-bit value only.
- 5. A word write to UxTXREG triggers the transfer of the 9-bit data to the TSR. The serial bit stream will start shifting out with the first rising edge of the baud clock.
- 6. A transmit interrupt will be generated as per the setting of control bit, UTXISELx.

18.4 Break and Sync Transmit Sequence

The following sequence will send a message frame header made up of a Break, followed by an auto-baud Sync byte.

- 1. Configure the UARTx for the desired mode.
- 2. Set UTXEN and UTXBRK this sets up the Break character.
- 3. Load the UxTXREG with a dummy character to initiate transmission (value is ignored).
- 4. Write '55h' to UxTXREG loads the Sync character into the transmit FIFO.
- 5. After the Break has been sent, the UTXBRK bit is reset by hardware. The Sync character now transmits.

18.5 Receiving in 8-Bit or 9-Bit Data Mode

- 1. Set up the UARTx (as described in Section 18.2 "Transmitting in 8-Bit Data Mode").
- 2. Enable the UARTx.
- 3. A receive interrupt will be generated when one or more data characters have been received, as per interrupt control bit, URXISELx.
- 4. Read the OERR bit to determine if an overrun error has occurred. The OERR bit must be reset in software.
- 5. Read UxRXREG.

The act of reading the UxRXREG character will move the next character to the top of the receive FIFO, including a new set of PERR and FERR values.

18.6 Operation of UxCTS and UxRTS Control Pins

UARTx Clear-to-Send (UxCTS) and Request-to-Send (UxRTS) are the two hardware-controlled pins that are associated with the UARTx module. These two pins allow the UARTx to operate in Simplex and Flow Control modes. They are implemented to control the transmission and reception between the Data Terminal Equipment (DTE). The UEN<1:0> bits in the UxMODE register configure these pins.

18.7 Infrared Support

The UARTx module provides two types of infrared UARTx support: one is the IrDA clock output to support an external IrDA encoder and decoder device (legacy module support), and the other is the full implementation of the IrDA encoder and decoder.

As the IrDA modes require a 16x baud clock, they will only work when the BRGH bit (UxMODE<3>) is '0'.

18.7.1 EXTERNAL IrDA SUPPORT – IrDA CLOCK OUTPUT

To support external IrDA encoder and decoder devices, the UxBCLK pin (same as the UxRTS pin) can be configured to generate the 16x baud clock. When UEN<1:0> = 11, the UxBCLK pin will output the 16x baud clock if the UARTx module is enabled; it can be used to support the IrDA codec chip.

18.7.2 BUILT-IN IrDA ENCODER AND DECODER

The UARTx has full implementation of the IrDA encoder and decoder as part of the UARTx module. The built-in IrDA encoder and decoder functionality is enabled using the IREN bit (UxMODE<12>). When enabled (IREN = 1), the receive pin (UxRX) acts as the input from the infrared receiver. The transmit pin (UxTX) acts as the output to the infrared transmitter.

REGISTER 18-1: UXMODE: UARTX MODE REGISTER (CONTINUED)

- bit 3 BRGH: High Baud Rate Enable bit
 - 1 = BRG generates 4 clocks per bit period (4x baud clock, High-Speed mode)
 0 = BRG generates 16 clocks per bit period (16x baud clock, Standard mode)
- bit 2-1 **PDSEL<1:0>:** Parity and Data Selection bits
 - 11 = 9-bit data, no parity
 - 10 = 8-bit data, odd parity
 - 01 = 8-bit data, even parity
 - 00 = 8-bit data, no parity
- bit 0 STSEL: Stop Bit Selection bit
 - 1 = Two Stop bits
 - 0 = One Stop bit
- Note 1: This feature is is only available for the 16x BRG mode (BRGH = 0).
 - 2: The bit availability depends on the pin availability.

REGISTER 18-2: UxSTA: UARTx STATUS AND CONTROL REGISTER

R/W-0	R/W-0	R/W-0	U-0	R/W-0, HC	R/W-0	R-0, HSC	R-1, HSC
UTXISEL1	UTXINV	UTXISEL0	—	UTXBRK	UTXEN	UTXBF	TRMT
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R-1, HSC	R-0, HSC	R-0, HSC	R/C-0, HS	R-0, HSC
URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA
bit 7							bit 0

Legend:	HC = Hardware Clearable bit				
HS = Hardware Settable bit	C = Clearable bit HSC = Hardware Settable/Clearable bit				
R = Readable bit	W = Writable bit U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15,13 UTXISEL<1:0>: UARTx Transmission Interrupt Mode Selection bits

- 11 = Reserved; do not use
- 10 = Interrupt when a character is transferred to the Transmit Shift Register (TSR) and as a result, the transmit buffer becomes empty
- 01 = Interrupt when the last character is shifted out of the Transmit Shift Register; all transmit operations are completed
- 00 = Interrupt when a character is transferred to the Transmit Shift Register (this implies there is at least one character open in the transmit buffer)
- bit 14 UTXINV: IrDA[®] Encoder Transmit Polarity Inversion bit

bit 14	UTXINV: IrDA [®] Encoder Transmit Polarity Inversion bit
	<u>If IREN = 0:</u>
	1 = UxTX Idle '0'
	0 = UxTX Idle '1'
	<u>If IREN = 1:</u>
	1 = UxTX Idle '1'
1.11.40	0 = UxTX Idle 0'
bit 12	Unimplemented: Read as '0'
bit 11	UTXBRK: UARTx Transmit Break bit
	 1 = Sends Sync Break on next transmission – Start bit, followed by twelve '0' bits, followed by Stop bit; cleared by hardware upon completion
	0 = Sync Break transmission is disabled or completed
bit 10	UTXEN: UARTx Transmit Enable bit
	 1 = Transmit is enabled; UxTX pin is controlled by UARTx 0 = Transmit is disabled; any pending transmission is aborted and the buffer is reset. UxTX pin is controlled by the PORT register.
bit 9	UTXBF: UARTx Transmit Buffer Full Status bit (read-only)
	1 = Transmit buffer is full
	0 = Transmit buffer is not full, at least one more character can be written
bit 8	TRMT: Transmit Shift Register Empty bit (read-only)
	1 = Transmit Shift Register is empty and the transmit buffer is empty (the last transmission has completed)
	0 = Transmit Shift Register is not empty; a transmission is in progress or queued
bit 7-6	URXISEL<1:0>: UARTx Receive Interrupt Mode Selection bits
	 11 = Interrupt is set on a RSR transfer, making the receive buffer full (i.e., has 4 data characters) 10 = Interrupt is set on a RSR transfer, making the receive buffer 3/4 full (i.e., has 3 data characters) 0x = Interrupt is set when any character is received and transferred from the RSR to the receive buffer; receive buffer has one or more characters.

REGISTER 19-11: RTCCSWT: CONTROL/SAMPLE WINDOW TIMER REGISTER⁽¹⁾

| R/W-x |
|----------|----------|----------|----------|----------|----------|----------|----------|
| PWCSTAB7 | PWCSTAB6 | PWCSTAB5 | PWCSTAB4 | PWCSTAB3 | PWCSTAB2 | PWCSTAB1 | PWCSTAB0 |
| bit 15 | | | | | | | bit 8 |

| R/W-x |
|----------|----------|----------|----------|----------|----------|----------|----------|
| PWCSAMP7 | PWCSAMP6 | PWCSAMP5 | PWCSAMP4 | PWCSAMP3 | PWCSAMP2 | PWCSAMP1 | PWCSAMP0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8	PWCSTAB<7:0>: PWM Stability Window Timer bits 11111111 = Stability window is 255 TPWCCLK clock periods
	00000000 = Stability window is 0 TPWCCLK clock periods The sample window starts when the alarm event triggers. The stability window timer starts counting from every alarm event when PWCEN = 1.
bit 7-0	<pre>PWCSAMP<7:0>: PWM Sample Window Timer bits 1111111 = Sample window is always enabled, even when PWCEN = 0 11111110 = Sample window is 254 TPWCCLK clock periods 00000000 = Sample window is 0 TPWCCLK clock periods</pre>
	The sample window timer starts counting at the end of the stability window when PWCEN = 1. If PWCSTAB<7:0> = 00000000 , the sample window timer starts counting from every alarm event when PWCEN = 1.

Note 1: A write to this register is only allowed when RTCWREN = 1.

REGISTER	22-1: AD10	CON1: A/D CO	ONTROL RE	GISTER 1			
R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0
ADON		ADSIDL		—	MODE12	FORM1	FORM0
bit 15	• 	•		·		• •	bit 8
R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0, HSC	R/C-0, HSC
SSRC3	SSRC2	SSRC1	SSRC0		ASAM	SAMP	DONE
bit 7							bit 0
Legend:		C = Clearable	bit	U = Unimple	mented bit, rea	d as '0'	
R = Readable	e bit	W = Writable	oit	•	ware Settable/C		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	iown
bit 15		Operating Mode overter module is overter is off					
bit 14	Unimplemer	nted: Read as ')'				
bit 13	ADSIDL: A/D	O Stop in Idle Mo	ode bit				
		nues module op es module opera			dle mode		
bit 12-11	Unimplemer	nted: Read as ')'				
bit 10	MODE12: 12	2-Bit Operation N	/lode bit				
	1 = 12-bit A/ 0 = 10-bit A/						
bit 9-8	FORM<1:0>	: Data Output F	ormat bits (see	e the following	formats)		
	10 = Absolut 01 = Decima	nal result, signe e fractional resu l result, signed, e decimal result	Ilt, unsigned, l right-justified	-			
bit 7-4	SSRC<3:0>:	Sample Clock	Source Select	bits			
	1111 = Not a 1000 = Not a 0111 = Intern 0110 = Not a 0101 = Time 0100 = CTM 0011 = Time 0010 = Time 0001 = INTO 0000 = Clea	available; do not available; do not nal counter ende available; do not r1 event ends s U event ends s r5 event ends s r3 event ends sar ring the SAMP t	use s sampling and use ampling and s ampling and s ampling and s ampling and sta opling and sta	d starts conver tarts conversio tarts conversio tarts conversio tarts conversio rts conversion	n n n n		
bit 3	-	nted: Read as '					
bit 2	1 = Samplin	Sample Auto-Sta g begins immed g begins when t	iately after the			auto-set	
bit 1	SAMP: A/D S	Sample Enable	oit				
		nple-and-Hold a nple-and-Hold a					
bit 0	DONE: A/D	Conversion Stat	us bit				
		version cycle ha version cycle ha					

REGISTER 22-1: AD1CON1: A/D CONTROL REGISTER 1

REGISTER 22-10: AD1CTMUENH: A/D CTMU ENABLE REGISTER (HIGH WORD)⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—	—	—	—	—	CTMEN17	CTMEN16
bit 7			•	•			bit 0
Logond:							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-2 Unimplemented: Read as '0'.

bit 1-0 CTMEN<17:16>: CTMU Enabled During Conversion bits

1 = CTMU is enabled and connected to the selected channel during conversion0 = CTMU is not connected to this channel

Note 1: Unimplemented channels are read as '0'.

REGISTER 22-11: AD1CTMUENL: A/D CTMU ENABLE REGISTER (LOW WORD)⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CTMEN15	CTMEN14	CTMEN13	CTMEN12	CTMUEN11	CTMEN10	CTMEN9	CTMEN8
bit 15							bit 8

| R/W-0 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| CTMEN7 | CTMEN6 | CTMEN5 | CTMEN4 | CTMEN3 | CTMEN2 | CTMEN1 | CTMEN0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 CTMEN<15:0>: CTMU Enabled During Conversion bits

1 = CTMU is enabled and connected to the selected channel during conversion

0 = CTMU is not connected to this channel

Note 1: Unimplemented channels are read as '0'.

22.2 A/D Sampling Requirements

The analog input model of the 12-bit A/D Converter is shown in Figure 22-2. The total sampling time for the A/D is a function of the holding capacitor charge time.

For the A/D Converter to meet its specified accuracy, the Charge Holding Capacitor (CHOLD) must be allowed to fully charge to the voltage level on the analog input pin. The Source (Rs) impedance, the Interconnect (Ric) impedance and the internal Sampling Switch (Rss) impedance combine to directly affect the time required to charge CHOLD. The combined impedance of the analog sources must, therefore, be small enough to fully charge the holding capacitor within the chosen sample time. To minimize the effects of pin leakage currents on the accuracy of the A/D Converter, the maximum recommended Source impedance, Rs, is $2.5 \text{ k}\Omega$. After the analog input channel is selected (changed), this


sampling function must be completed prior to starting the conversion. The internal holding capacitor will be in a discharged state prior to each sample operation.

At least 1 TAD time period should be allowed between conversions for the sample time. For more details, see **Section 29.0 "Electrical Characteristics"**.

EQUATION 22-1: A/D CONVERSION CLOCK PERIOD

$$T_{AD} = T_{CY}(ADCS + 1)$$
$$ADCS = \frac{T_{AD}}{T_{CY}} - 1$$
Note: Based on T_CY = 2/F_OSC; Doze mode and PLL are disabled.

FIGURE 22-2: 12-BIT A/D CONVERTER ANALOG INPUT MODEL



26.4 Deep Sleep Watchdog Timer (DSWDT)

In PIC24FV32KA304 family devices, in addition to the WDT module, a DSWDT module is present which runs while the device is in Deep Sleep, if enabled. It is driven by either the SOSC or LPRC oscillator. The clock source is selected by the Configuration bit, DSWDTOSC (FDS<4>).

The DSWDT can be configured to generate a time-out, at 2.1 ms to 25.7 days, by selecting the respective postscaler. The postscaler can be selected by the Configuration bits, DSWDTPS<3:0> (FDS<3:0>). When the DSWDT is enabled, the clock source is also enabled.

DSWDT is one of the sources that can wake-up the device from Deep Sleep mode.

26.5 Program Verification and Code Protection

For all devices in the PIC24FV32KA304 family, code protection for the boot segment is controlled by the Configuration bit, BSS0, and the general segment by the Configuration bit, GSS0. These bits inhibit external reads and writes to the program memory space This has no direct effect in normal execution mode.

Write protection is controlled by bit, BWRP, for the boot segment and bit, GWRP, for the general segment in the Configuration Word. When these bits are programmed to '0', internal write and erase operations to program memory are blocked.

26.6 In-Circuit Serial Programming

PIC24FV32KA304 family microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock (PGECx) and data (PGEDx), and three other lines for power, ground and the programming voltage. This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

26.7 In-Circuit Debugger

When MPLAB[®] ICD 3, MPLAB REAL ICE[™] or PICkit[™] 3 is selected as a debugger, the in-circuit debugging functionality is enabled. This function allows simple debugging functions when used with MPLAB IDE. Debugging functionality is controlled through the PGECx and PGEDx pins.

To use the in-circuit debugger function of the device, the design must implement ICSP connections to \overline{MCLR} , VDD, VSS, PGECx, PGEDx and the pin pair. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins.

28.0 INSTRUCTION SET SUMMARY

Note:	This chapter is a brief summary of the							
	PIC24F instruction set architecture and is							
	not intended to be a comprehensive							
	reference source.							

The PIC24F instruction set adds many enhancements to the previous PIC[®] MCU instruction sets, while maintaining an easy migration from previous PIC MCU instruction sets. Most instructions are a single program memory word. Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction. The instruction set is highly orthogonal and is grouped into four basic categories:

- Word or byte-oriented operations
- Bit-oriented operations
- · Literal operations
- Control operations

Table 28-1 lists the general symbols used in describing the instructions. The PIC24F instruction set summary in Table 28-2 lists all the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand, which is typically a register 'Wb' without any address modifier
- The second source operand, which is typically a register 'Ws' with or without an address modifier
- The destination of the result, which is typically a register 'Wd' with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- The file register specified by the value, 'f'
- The destination, which could either be the file register, 'f', or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register 'Wb')

The literal instructions that involve data movement may use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by the value of 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand, which is a register 'Wb' without any address modifier
- The second source operand, which is a literal value
- The destination of the result (only if not the same as the first source operand), which is typically a register 'Wd' with or without an address modifier

The control instructions may use some of the following operands:

- · A program memory address
- The mode of the table read and table write instructions

All instructions are a single word, except for certain double-word instructions, which were made double-word instructions so that all of the required information is available in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true or the Program Counter (PC) is changed as a result of the instruction. In these cases, the execution takes two instruction cycles, with the additional instruction cycle(s) executed as a NOP. Notable exceptions are the BRA (unconditional/computed branch), indirect CALL/GOTO, all table reads and writes, and RETURN/RETFIE instructions, which are single-word instructions but take two or three cycles.

Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or two-word instruction. Moreover, double-word moves require two cycles. The double-word instructions execute in two instruction cycles.

TABLE 28-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Assembly Mnemonic	Assembly Syntax		Description	# of Words	# of Cycles	Status Flags Affected
PWRSAV	PWRSAV	#lit1	Go into Sleep or Idle mode	1	1	WDTO, Sleep
RCALL	RCALL	Expr	Relative Call	1	2	None
	RCALL	Wn	Computed Call	1	2	None
REPEAT	REPEAT	#lit14	Repeat Next Instruction lit14 + 1 times	1	1	None
	REPEAT	Wn	Repeat Next Instruction (Wn) + 1 times	1	1	None
RESET	RESET		Software Device Reset	1	1	None
RETFIE	RETFIE		Return from Interrupt	1	3 (2)	None
RETLW	RETLW	#lit10,Wn	Return with Literal in Wn	1	3 (2)	None
RETURN	RETURN		Return from Subroutine	1	3 (2)	None
RLC	RLC	f	f = Rotate Left through Carry f	1	1	C, N, Z
	RLC	f,WREG	WREG = Rotate Left through Carry f	1	1	C, N, Z
	RLC	Ws,Wd	Wd = Rotate Left through Carry Ws	1	1	C, N, Z
RLNC	RLNC	f	f = Rotate Left (No Carry) f	1	1	N, Z
	RLNC	f,WREG	WREG = Rotate Left (No Carry) f	1	1	N, Z
	RLNC	Ws,Wd	Wd = Rotate Left (No Carry) Ws	1	1	N, Z
RRC	RRC	f	f = Rotate Right through Carry f	1	1	C, N, Z
	RRC	f,WREG	WREG = Rotate Right through Carry f	1	1	C, N, Z
	RRC	Ws,Wd	Wd = Rotate Right through Carry Ws	1	1	C, N, Z
RRNC	RRNC	f	f = Rotate Right (No Carry) f	1	1	N, Z
	RRNC	f,WREG	WREG = Rotate Right (No Carry) f	1	1	N, Z
	RRNC	Ws,Wd	Wd = Rotate Right (No Carry) Ws	1	1	N, Z
SE	SE	Ws,Wnd	Wnd = Sign-Extended Ws	1	1	C, N, Z
SETM	SETM	f	f = FFFFh	1	1	None
	SETM	WREG	WREG = FFFFh	1	1	None
	SETM	Ws	Ws = FFFFh	1	1	None
SL	SL	f	f = Left Shift f	1	1	C, N, OV, Z
	SL	f,WREG	WREG = Left Shift f	1	1	C, N, OV, Z
	SL	Ws,Wd	Wd = Left Shift Ws	1	1	C, N, OV, Z
	SL	Wb,Wns,Wnd	Wnd = Left Shift Wb by Wns	1	1	N, Z
	SL	Wb,#lit5,Wnd	Wnd = Left Shift Wb by lit5	1	1	N, Z
SUB	SUB	f	f = f – WREG	1	1	C, DC, N, OV, Z
	SUB	f,WREG	WREG = f – WREG	1	1	C, DC, N, OV, Z
	SUB	#lit10,Wn	Wn = Wn – lit10	1	1	C, DC, N, OV, Z
	SUB	Wb,Ws,Wd	Wd = Wb – Ws	1	1	C, DC, N, OV, Z
	SUB	Wb,#lit5,Wd	Wd = Wb – lit5	1	1	C, DC, N, OV, Z
SUBB	SUBB	f	$f = f - WREG - (\overline{C})$	1	1	C, DC, N, OV, Z
	SUBB	f,WREG	WREG = $f - WREG - (\overline{C})$	1	1	C, DC, N, OV, Z
	SUBB	#lit10,Wn	$Wn = Wn - lit10 - (\overline{C})$	1	1	C, DC, N, OV, Z
	SUBB	Wb,Ws,Wd	$Wd = Wb - Ws - (\overline{C})$	1	1	C, DC, N, OV, Z
	SUBB	Wb,#lit5,Wd	$Wd = Wb - lit5 - (\overline{C})$	1	1	C, DC, N, OV, Z
SUBR	SUBR	f	f = WREG – f	1	1	C, DC, N, OV, Z
-	SUBR	f,WREG	WREG = WREG – f	1	1	C, DC, N, OV, Z
	SUBR	Wb,Ws,Wd	Wd = Ws – Wb	1	1	C, DC, N, OV, Z
	SUBR	Wb,#lit5,Wd	Wd = lit5 – Wb	1	1	C, DC, N, OV, Z
SUBBR	SUBBR	f	$f = WREG - f - (\overline{C})$	1	1	C, DC, N, OV, Z
	SUBBR	f,WREG	$WREG = WREG - f - (\overline{C})$	1	1	C, DC, N, OV, Z
	SUBBR		$Wd = Ws - Wb - (\overline{C})$	1	1	C, DC, N, OV, Z
		Wb,Ws,Wd				
CHA D	SUBBR	Wb,#lit5,Wd	Wd = lit5 – Wb – (C)	1	1	C, DC, N, OV, Z
SWAP	SWAP.b	Wn	Wn = Nibble Swap Wn	1	1	None
	SWAP	Wn	Wn = Byte Swap Wn	1	1	None
TBLRDH	TBLRDH	Ws,Wd	Read Prog<23:16> to Wd<7:0>	1	2	None




FIGURE 29-22: A/D CONVERSION TIMING

2: This is a minimal RC delay (typically 100 ns) which also disconnects the holding capacitor from the analog input.

AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$						
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions		
		(Clock Pa	rameter	s				
AD50	Tad	A/D Clock Period	600	—	—	ns	Tcy = 75 ns, AD1CON3 in default state		
AD51	TRC	A/D Internal RC Oscillator Period	_	1.67	—	μs			
			Convers	ion Rate)				
AD55	TCONV	Conversion Time	_	12 14	_	Tad Tad	10-bit results 12-bit results		
AD56	FCNV	Throughput Rate	_		100	ksps			
AD57	TSAMP	Sample Time	_	1	_	Tad			
AD58	TACQ	Acquisition Time	750		_	ns	(Note 2)		
AD59	Tswc	Switching Time from Convert to Sample	_	—	(Note 3)				
AD60	TDIS	Discharge Time	12		—	Tad			
		(Clock Pa	rameter	s				
AD61	TPSS	Sample Start Delay from Setting Sample bit (SAMP)	2	_	3	Tad			

TABLE 29-41: A/D CONVERSION TIMING REQUIREMENTS⁽¹⁾


Note 1: Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.

2: The time for the holding capacitor to acquire the "New" input voltage when the voltage changes full scale after the conversion (VDD to Vss or Vss to VDD).

3: On the following cycle of the device clock.


FIGURE 30-44: TYPICAL AND MAXIMUM IPD vs. VDD (DEEP SLEEP MODE)

FIGURE 30-45: TYPICAL AND MAXIMUM IPD vs. TEMPERATURE (DEEP SLEEP MODE)



44-Lead Plastic Quad Flat, No Lead Package (ML) - 8x8 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimensio	MIN	NOM	MAX		
Contact Pitch E		0.65 BSC			
Optional Center Pad Width	W2			6.60	
Optional Center Pad Length	T2			6.60	
Contact Pad Spacing	C1		8.00		
Contact Pad Spacing C2			8.00		
Contact Pad Width (X44)	X1			0.35	
Contact Pad Length (X44)	Y1			0.85	
Distance Between Pads		0.25			

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2103B