



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Product Status             | Active  |
|----------------------------|---|
| Core Processor             | PIC   |
| Core Size                  | 16-Bit  |
| Speed                      | 32MHz   |
| Connectivity               | I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART                             |
| Peripherals                | Brown-out Detect/Reset, HLVD, POR, PWM, WDT                                 |
| Number of I/O              | 18  |
| Program Memory Size        | 32KB (11K x 24)   |
| Program Memory Type        | FLASH   |
| EEPROM Size                | 512 x 8   |
| RAM Size                   | 2K x 8  |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.6V   |
| Data Converters            | A/D 12x12b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 125°C (TA)  |
| Mounting Type              | Through Hole  |
| Package / Case             | 20-DIP (0.300", 7.62mm)   |
| Supplier Device Package    | 20-PDIP   |
| Purchase URL               | https://www.e-xfl.com/product-detail/microchip-technology/pic24f32ka301-e-p |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### Pin Diagrams

| 20  | 0-Pin SPDIP/SSOP/SOIC <sup>(1)</sup><br>MCLR/RA5 1<br>RA0 2<br>RA1 3<br>RB0 4<br>RB1 5<br>RB2 6<br>RA2 7<br>RA3 8<br>RB4 9<br>RA4 10 | 20 VDD<br>19 VSS<br>18 RB15<br>17 RB14<br>16 RB13<br><b>XX 15</b> RB12<br><b>14</b> RA6 or VCAP<br>12 RB8<br><b>11</b> RB7 |
|-----|--|--|
| Pin | Pin Fe   | eatures  |
|     | PIC24FVXXKA301   | PIC24FXXKA301  |
| 1   | MCLR/Vpp/RA5   | MCLR/VPP/RA5   |
| 2   | PGEC2/VREF+/CVREF+/AN0/C3INC/SCK2/CN2/RA0  | PGEC2/VREF+/CVREF+/AN0/C3INC/SCK2/CN2/RA0  |
| 3   | PGED2/CVREF-/VREF-/AN1/SDO2/CN3/RA1  | PGED2/CVREF-/VREF-/AN1/SDO2/CN3/RA1  |
| 4   | PGED1/AN2/ULPWU/CTCMP/C1IND/C2INB/C3IND/U2TX/SDI2/<br>OC2/CN4/RB0  | PGED1/AN2/ULPWU/CTCMP/C1IND/C2INB/C3IND/U2TX/SDI2/<br>OC2/CN4/RB0  |
| 5   | PGEC1/AN3/C1INC/C2INA/U2RX/OC3/CTED12/CN5/RB1  | PGEC1/AN3/C1INC/C2INA/U2RX/OC3/CTED12/CN5/RB1  |
| 6   | AN4/SDA2/T5CK/T4CK/U1RX/CTED13/CN6/RB2   | AN4/SDA2/T5CK/T4CK/U1RX/CTED13/CN6/RB2   |
| 7   | OSCI/AN13/C1INB/C2IND/CLKI/CN30/RA2  | OSCI/AN13/C1INB/C2IND/CLKI/CN30/RA2  |
| 8   | OSCO/AN14/C1INA/C2INC/CLKO/CN29/RA3  | OSCO/AN14/C1INA/C2INC/CLKO/CN29/RA3  |
| 9   | PGED3/SOSCI/AN15/U2RTS/CN1/RB4   | PGED3/SOSCI/AN15/U2RTS/CN1/RB4   |
| 10  | PGEC3/SOSCO/SCLKI/U2CTS/CN0/RA4  | PGEC3/SOSCO/SCLKI/U2CTS/CN0/RA4  |
| 11  | U1TX/C2OUT/OC1/IC1/CTED1/INT0/CN23/RB7   | U1TX/INT0/CN23/RB7   |
| 12  | SCL1/U1CTS/C3OUT/CTED10/CN22/RB8   | SCL1/U1CTS/C3OUT/CTED10/CN22/RB8   |
| 13  | SDA1/T1CK/U1RTS/IC2/CTED4/CN21/RB9   | SDA1/T1CK/U1RTS/IC2/CTED4/CN21/RB9   |
| 14  | VCAP   | C2OUT/OC1/IC1/CTED1/INT2/CN8/RA6   |
| 15  | AN12/HLVDIN/SCK1/SS2/IC3/CTED2/INT2/CN14/RB12  | AN12/HLVDIN/SCK1/SS2/IC3/CTED2/CN14/RB12   |
| 16  | AN11/SDO1/OCFB/CTPLS/CN13/RB13   | AN11/SDO1/OCFB/CTPLS/CN13/RB13   |
| 17  | CVREF/AN10/C3INB/RTCC/SDI1/C1OUT/OCFA/CTED5/INT1/<br>CN12/RB14   | CVREF/AN10/C3INB/RTCC/SDI1/C1OUT/OCFA/CTED5/INT1/<br>CN12/RB14   |
| 18  | AN9/C3INA/SCL2/T3CK/T2CK/REFO/SS1/CTED6/CN11/RB15  | AN9/C3INA/SCL2/T3CK/T2CK/REFO/SS1/CTED6/CN11/RB15  |
| 19  | Vss/AVss   | Vss/AVss   |
| 20  | VDD/AVDD   | VDD/AVDD   |

Legend: Pin numbers in **bold** indicate pin function differences between PIC24FV and PIC24F devices.

Note 1: PIC24F32KA304 device pins have a maximum voltage of 3.6V and are not 5V tolerant.

### TABLE 1-3: PIC24FV32KA304 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

|          |                                  |                                   | F             |                        |                |                                  |                                   | FV            |                        |                |     |                  |                                 |
|----------|----------------------------------|-----------------------------------|---------------|------------------------|----------------|----------------------------------|-----------------------------------|---------------|------------------------|----------------|-----|------------------|---------------------------------|
|          |                                  | Pin Number                        |               |                        |                |                                  | Pin Number                        |               |                        |                |     |                  |                                 |
| Function | 20-Pin<br>PDIP/<br>SSOP/<br>SOIC | 28-Pin<br>SPDIP/<br>SSOP/<br>SOIC | 28-Pin<br>QFN | 44-Pin<br>QFN/<br>TQFP | 48-Pin<br>UQFN | 20-Pin<br>PDIP/<br>SSOP/<br>SOIC | 28-Pin<br>SPDIP/<br>SSOP/<br>SOIC | 28-Pin<br>QFN | 44-Pin<br>QFN/<br>TQFP | 48-Pin<br>UQFN | 1/0 | Buffer           | Description                     |
| RC0      | _                                | _                                 | _             | 25                     | 27             | _                                | _                                 | _             | 25                     | 27             | I/O | ST               | PORTC Pins                      |
| RC1      | _                                | _                                 | _             | 26                     | 28             | _                                | —                                 | _             | 26                     | 28             | I/O | ST               |                                 |
| RC2      | —                                | _                                 | —             | 27                     | 29             | —                                | _                                 | _             | 27                     | 29             | I/O | ST               |                                 |
| RC3      | —                                | _                                 | —             | 36                     | 39             | —                                | _                                 | _             | 36                     | 39             | I/O | ST               |                                 |
| RC4      | —                                | _                                 | —             | 37                     | 40             | —                                | _                                 | _             | 37                     | 40             | I/O | ST               |                                 |
| RC5      | —                                | _                                 | —             | 38                     | 41             | —                                | _                                 | _             | 38                     | 41             | I/O | ST               |                                 |
| RC6      | —                                | _                                 | —             | 2                      | 2              | —                                | _                                 | _             | 2                      | 2              | I/O | ST               |                                 |
| RC7      | —                                | _                                 | _             | 3                      | 3              | _                                | —                                 | _             | 3                      | 3              | I/O | ST               |                                 |
| RC8      | —                                | _                                 | _             | 4                      | 4              | _                                | —                                 | _             | 4                      | 4              | I/O | ST               |                                 |
| RC9      | _                                | _                                 | _             | 5                      | 5              |                                  | —                                 | —             | 5                      | 5              | I/O | ST               |                                 |
| REFO     | 18                               | 26                                | 23            | 15                     | 16             | 18                               | 26                                | 23            | 15                     | 16             | 0   | —                | Reference Clock Output          |
| RTCC     | 17                               | 25                                | 22            | 14                     | 15             | 17                               | 25                                | 22            | 14                     | 15             | 0   | _                | Real-Time Clock/Calendar Output |
| SCK1     | 15                               | 22                                | 19            | 9                      | 10             | 15                               | 22                                | 19            | 9                      | 10             | I/O | ST               | SPI1 Serial Input/Output Clock  |
| SCK2     | 2                                | 14                                | 11            | 38                     | 41             | 2                                | 14                                | 11            | 38                     | 41             | I/O | ST               | SPI2 Serial Input/Output Clock  |
| SCL1     | 12                               | 17                                | 14            | 44                     | 48             | 12                               | 17                                | 14            | 44                     | 48             | I/O | l <sup>2</sup> C | I2C1 Clock Input/Output         |
| SCL2     | 18                               | 7                                 | 4             | 24                     | 26             | 18                               | 7                                 | 4             | 24                     | 26             | I/O | l <sup>2</sup> C | I2C2 Clock Input/Output         |
| SCLKI    | 10                               | 12                                | 9             | 34                     | 37             | 10                               | 12                                | 9             | 34                     | 37             | Ι   | ST               | Digital Secondary Clock Input   |
| SDA1     | 13                               | 18                                | 15            | 1                      | 1              | 13                               | 18                                | 15            | 1                      | 1              | I/O | l <sup>2</sup> C | I2C1 Data Input/Output          |
| SDA2     | 6                                | 6                                 | 3             | 23                     | 25             | 6                                | 6                                 | 3             | 23                     | 25             | I/O | l <sup>2</sup> C | I2C2 Data Input/Output          |
| SDI1     | 17                               | 21                                | 18            | 8                      | 9              | 17                               | 21                                | 18            | 8                      | 9              | I   | ST               | SPI1 Serial Data Input          |
| SDI2     | 4                                | 19                                | 16            | 36                     | 39             | 4                                | 19                                | 16            | 36                     | 39             | I   | ST               | SPI2 Serial Data Input          |
| SDO1     | 16                               | 24                                | 21            | 11                     | 12             | 16                               | 24                                | 21            | 11                     | 12             | 0   | _                | SPI1 Serial Data Output         |
| SDO2     | 3                                | 15                                | 12            | 37                     | 40             | 3                                | 15                                | 12            | 37                     | 40             | 0   | —                | SPI2 Serial Data Output         |
| SOSCI    | 9                                | 11                                | 8             | 33                     | 36             | 9                                | 11                                | 8             | 33                     | 36             | Ι   | ANA              | Secondary Oscillator Input      |
| SOSCO    | 10                               | 12                                | 9             | 34                     | 37             | 10                               | 12                                | 9             | 34                     | 37             | 0   | ANA              | Secondary Oscillator Output     |
| SS1      | 18                               | 26                                | 23            | 15                     | 16             | 18                               | 26                                | 23            | 15                     | 16             | 0   | _                | SPI1 Slave Select               |
| SS2      | 15                               | 23                                | 20            | 35                     | 38             | 15                               | 23                                | 20            | 35                     | 38             | 0   | _                | SPI2 Slave Select               |

### 2.6 External Oscillator Pins

Many microcontrollers have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to **Section 9.0 "Oscillator Configuration"** for details).

The oscillator circuit should be placed on the same side of the board as the device. Place the oscillator circuit close to the respective oscillator pins with no more than 0.5 inch (12 mm) between the circuit components and the pins. The load capacitors should be placed next to the oscillator itself, on the same side of the board.

Use a grounded copper pour around the oscillator circuit to isolate it from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed.

Layout suggestions are shown in Figure 2-5. In-line packages may be handled with a single-sided layout that completely encompasses the oscillator pins. With fine-pitch packages, it is not always possible to completely surround the pins and components. A suitable solution is to tie the broken guard sections to a mirrored ground layer. In all cases, the guard trace(s) must be returned to ground.

In planning the application's routing and I/O assignments, ensure that adjacent port pins and other signals, in close proximity to the oscillator, are benign (i.e., free of high frequencies, short rise and fall times, and other similar noise).

For additional information and design guidance on oscillator circuits, please refer to these Microchip Application Notes, available at the corporate web site (www.microchip.com):

- AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC™ and PICmicro<sup>®</sup> Devices"
- AN849, "Basic PICmicro<sup>®</sup> Oscillator Design"
- AN943, "Practical PICmicro<sup>®</sup> Oscillator Analysis and Design"
- AN949, "Making Your Oscillator Work"

### 2.7 Unused I/Os

Unused I/O pins should be configured as outputs and driven to a logic low state. Alternatively, connect a 1 k $\Omega$  to 10 k $\Omega$  resistor to Vss on unused pins and drive the output to logic low.

### FIGURE 2-5: SUGGESTED PLACEMENT

#### OF THE OSCILLATOR CIRCUIT



### 6.0 DATA EEPROM MEMORY

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on Data EEPROM, refer to the *"PIC24F Family Reference Manual"*, Section 5. "Data EEPROM" (DS39720).

The data EEPROM memory is a Nonvolatile Memory (NVM), separate from the program and volatile data RAM. Data EEPROM memory is based on the same Flash technology as program memory, and is optimized for both long retention and a higher number of erase/write cycles.

The data EEPROM is mapped to the top of the user program memory space, with the top address at program memory address, 7FFE00h to 7FFFFFh. The size of the data EEPROM is 256 words in the PIC24FV32KA304 family devices.

The data EEPROM is organized as 16-bit wide memory. Each word is directly addressable, and is readable and writable during normal operation over the entire VDD range.

Unlike the Flash program memory, normal program execution is not stopped during a data EEPROM program or erase operation.

The data EEPROM programming operations are controlled using the three NVM Control registers:

- NVMCON: Nonvolatile Memory Control Register
- NVMKEY: Nonvolatile Memory Key Register
- NVMADR: Nonvolatile Memory Address Register

### 6.1 NVMCON Register

The NVMCON register (Register 6-1) is also the primary control register for data EEPROM program/erase operations. The upper byte contains the control bits used to start the program or erase cycle, and the flag bit to indicate if the operation was successfully performed. The lower byte of NVMCOM configures the type of NVM operation that will be performed.

### 6.2 NVMKEY Register

The NVMKEY is a write-only register that is used to prevent accidental writes or erasures of data EEPROM locations.

To start any programming or erase sequence, the following instructions must be executed first, in the exact order provided:

- 1. Write 55h to NVMKEY.
- 2. Write AAh to NVMKEY.

After this sequence, a write will be allowed to the NVMCON register for one instruction cycle. In most cases, the user will simply need to set the WR bit in the NVMCON register to start the program or erase cycle. Interrupts should be disabled during the unlock sequence.

The MPLAB® C30 C compiler provides a defined library procedure (builtin\_write\_NVM) to perform the unlock sequence. Example 6-1 illustrates how the unlock sequence can be performed with in-line assembly.

### EXAMPLE 6-1: DATA EEPROM UNLOCK SEQUENCE

| //Disable Interrupts For 5 instructions |                    |       |  |  |  |  |  |
|---|--------------------|-------|--|--|--|--|--|
| asm volatile                            | ("disi #5");       |       |  |  |  |  |  |
| //Issue Unlock                          | Sequence           |       |  |  |  |  |  |
| asm volatile                            | ("mov #0x55, W0    | \n"   |  |  |  |  |  |
|   | "mov W0, NVMKEY    | \n"   |  |  |  |  |  |
|   | "mov #0xAA, W1     | \n"   |  |  |  |  |  |
|   | "mov W1, NVMKEY    | \n"); |  |  |  |  |  |
| // Perform Writ                         | e/Erase operations |       |  |  |  |  |  |
| asm volatile                            | ("bset NVMCON, #WR | \n"   |  |  |  |  |  |
|   | "nop               | ∖n"   |  |  |  |  |  |
|   | "nop               | \n"); |  |  |  |  |  |

### 7.1 Clock Source Selection at Reset

If clock switching is enabled, the system clock source at device Reset is chosen, as shown in Table 7-2. If clock switching is disabled, the system clock source is always selected according to the Oscillator Configuration bits. For more information, see **Section 9.0** "Oscillator Configuration".

# TABLE 7-2:OSCILLATOR SELECTION vs.TYPE OF RESET (CLOCK<br/>SWITCHING ENABLED)

| Reset Type | Clock Source Determinant  |
|------------|---------------------------|
| POR        | FNOSCx Configuration bits |
| BOR        | (FNOSC<10:8>)             |
| MCLR       | COSCx Control bits        |
| WDTO       | (OSCCON<14:12>)           |
| SWR        |                           |

### 7.2 Device Reset Times

The Reset times for various types of device Reset are summarized in Table 7-3. Note that the System Reset Signal, SYSRST, is released after the POR and PWRT delay times expire.

The time at which the device actually begins to execute code will also depend on the system oscillator delays, which include the Oscillator Start-up Timer (OST) and the PLL lock time. The OST and PLL lock times occur in parallel with the applicable SYSRST delay times.

The FSCM delay determines the time at which the FSCM begins to monitor the system clock source after the SYSRST signal is released.

| Reset Type         | Clock Source | SYSRST Delay       | System Clock<br>Delay | Notes      |
|--------------------|--------------|--------------------|-----------------------|------------|
| POR <sup>(6)</sup> | EC           | TPOR + TPWRT       | _                     | 1, 2       |
|                    | FRC, FRCDIV  | TPOR + TPWRT       | TFRC                  | 1, 2, 3    |
|                    | LPRC         | TPOR + TPWRT       | TLPRC                 | 1, 2, 3    |
|                    | ECPLL        | TPOR + TPWRT       | TLOCK                 | 1, 2, 4    |
|                    | FRCPLL       | TPOR + TPWRT       | TFRC + TLOCK          | 1, 2, 3, 4 |
|                    | XT, HS, SOSC | <b>TPOR+ TPWRT</b> | Tost                  | 1, 2, 5    |
|                    | XTPLL, HSPLL | TPOR + TPWRT       | Tost + Tlock          | 1, 2, 4, 5 |
| BOR                | EC           | TPWRT              | —                     | 2          |
|                    | FRC, FRCDIV  | TPWRT              | TFRC                  | 2, 3       |
|                    | LPRC         | TPWRT              | TLPRC                 | 2, 3       |
|                    | ECPLL        | TPWRT              | TLOCK                 | 2, 4       |
|                    | FRCPLL       | TPWRT              | TFRC + TLOCK          | 2, 3, 4    |
|                    | XT, HS, SOSC | TPWRT              | Tost                  | 2, 5       |
|                    | XTPLL, HSPLL | TPWRT              | TFRC + TLOCK          | 2, 3, 4    |
| All Others         | Any Clock    | _                  |                       | None       |

### TABLE 7-3: DELAY TIMES FOR VARIOUS DEVICE RESETS

Note 1: TPOR = Power-on Reset delay.

- 2: TPWRT = 64 ms nominal if the Power-up Timer (PWRT) is enabled; otherwise, it is zero.
- **3:** TFRC and TLPRC = RC oscillator start-up times.
- **4:** TLOCK = PLL lock time.
- **5:** TOST = Oscillator Start-up Timer (OST). A 10-bit counter waits 1024 oscillator periods before releasing the oscillator clock to the system.
- **6:** If Two-Speed Start-up is enabled, regardless of the primary oscillator selected, the device starts with FRC, and in such cases, FRC start-up time is valid.

Note: For detailed operating frequency and timing specifications, see Section 29.0 "Electrical Characteristics".

### REGISTER 8-22: IPC5: INTERRUPT PRIORITY CONTROL REGISTER 5

| U-0     | U-0 | U-0 | U-0 | U-0 | U-0     | U-0     | U-0     |
|---------|-----|-----|-----|-----|---------|---------|---------|
| —       | —   | —   | —   | —   | _       | —       | —       |
| bit 15  |     |     |     |     |         |         | bit 8   |
|         |     |     |     |     |         |         |         |
| U-0     | U-0 | U-0 | U-0 | U-0 | R/W-1   | R/W-0   | R/W-0   |
| _       |     | _   |     | —   | INT1IP2 | INT1IP1 | INT1IP0 |
| bit 7   |     |     |     |     |         |         | bit 0   |
|         |     |     |     |     |         |         |         |
| Legend: |     |     |     |     |         |         |         |

| R = Readable bit W = Writable bit |                  | U = Unimplemented bit, read as '0' |                    |  |  |
|-----------------------------------|------------------|------------------------------------|--------------------|--|--|
| -n = Value at POR                 | '1' = Bit is set | '0' = Bit is cleared               | x = Bit is unknown |  |  |

### bit 15-3 Unimplemented: Read as '0'

bit 2-0 INT1IP<2:0>: External Interrupt 1 Priority bits

- 111 = Interrupt is Priority 7 (highest priority interrupt)
  - :

001 = Interrupt is Priority 1

000 = Interrupt source is disabled

| REGISTER              | 8-27: IPC12   | 2: INTERRUP   | T PRIORITY                                   | CONTROL P                   | REGISTER 12      |                 |          |  |
|-----------------------|---|---|--|-----------------------------|------------------|-----------------|----------|--|
| U-0                   | U-0   | U-0   | U-0  | U-0                         | R/W-1            | R/W-0           | R/W-0    |  |
| _                     | _   | _   |  | _                           | MI2C2IP2         | MI2C2IP1        | MI2C2IP0 |  |
| bit 15                |   |   |  |                             |                  | •               | bit 8    |  |
| 11.0                  |   | DAMA  | DAMO   |                             | 11.0             |                 |          |  |
| 0-0                   |   |   |  | 0-0                         | 0-0              | 0-0             | 0-0      |  |
|                       | SI2C2IP2  | SI2C2IP1  | SI2C2IP0                                     | _                           | _                | _               | <u> </u> |  |
| Dit 7                 |   |   |  |                             |                  |                 | DITU     |  |
| Legend:               |   |   |  |                             |                  |                 |          |  |
| R = Readabl           | e bit   | W = Writable  | bit  | U = Unimpler                | nented bit, read | l as '0'        |          |  |
| -n = Value at         | POR   | '1' = Bit is set  |  | '0' = Bit is cle            | ared             | x = Bit is unkr | nown     |  |
| bit 15-11<br>bit 10-8 | <ul> <li>Unimplemented: Read as '0'</li> <li>MI2C2IP &lt;2:0&gt;: Master I2C2 Event Interrupt Priority bits</li> <li>111 = Interrupt is Priority 7 (highest priority interrupt)</li> <li></li> <l< th=""></l<></ul> |   |  |                             |                  |                 |          |  |
| bit 7                 | Unimplemen  | ted: Read as '  | o'   |                             |                  |                 |          |  |
| bit 6-4               | SI2C2IP<2:0:<br>111 = Interru<br>001 = Interru<br>000 = Interru   | >: Slave I2C2 E<br>pt is Priority 7 (<br>pt is Priority 1<br>pt source is dis | Event Interrupt<br>highest priority<br>abled | Priority bits<br>interrupt) |                  |                 |          |  |
| bit 3-0               | Unimplemen  | ted: Read as '  | D'   |                             |                  |                 |          |  |

#### R-0 U-0 R/W-0 U-0 R-0 R-0 R-0 R-0 **CPUIRQ** VHOLD ILR3 ILR2 ILR1 ILR0 bit 15 bit 8 U-0 R-0 R-0 R-0 R-0 R-0 R-0 R-0 VECNUM6 VECNUM5 VECNUM4 **VECNUM3** VECNUM2 **VECNUM0** VECNUM1 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 CPUIRQ: Interrupt Request from Interrupt Controller CPU bit 1 = An interrupt request has occurred but has not yet been Acknowledged by the CPU (this will happen when the CPU priority is higher than the interrupt priority) 0 = No interrupt request is left unacknowledged bit 14 Unimplemented: Read as '0' bit 13 VHOLD: Vector Hold bit Allows Vector Number Capture and Changes which Interrupt is Stored in the VECNUM bit: 1 = VECNUM will contain the value of the highest priority pending interrupt, instead of the current interrupt 0 = VECNUM will contain the value of the last Acknowledged interrupt (last interrupt that has occurred with higher priority than the CPU, even if other interrupts are pending) bit 12 Unimplemented: Read as '0' bit 11-8 ILR<3:0>: New CPU Interrupt Priority Level bits 1111 = CPU Interrupt Priority Level is 15 0001 = CPU Interrupt Priority Level is 1 0000 = CPU Interrupt Priority Level is 0 bit 7 Unimplemented: Read as '0' bit 6-0 VECNUM<6:0>: Vector Number of Pending Interrupt bits 0111111 = Interrupt vector pending is Number 135 0000001 = Interrupt vector pending is Number 9 0000000 = Interrupt vector pending is Number 8

### REGISTER 8-33: INTTREG: INTERRUPT CONTROL AND STATUS REGISTER

### 9.3 Control Registers

The operation of the oscillator is controlled by three Special Function Registers (SFRs):

- OSCCON
- CLKDIV
- OSCTUN

The OSCCON register (Register 9-1) is the main control register for the oscillator. It controls clock source switching and allows the monitoring of clock sources.

The Clock Divider register (Register 9-2) controls the features associated with Doze mode, as well as the postscaler for the FRC oscillator.

The FRC Oscillator Tune register (Register 9-3) allows the user to fine tune the FRC oscillator over a range of approximately  $\pm 5.25\%$ . Each bit increment or decrement changes the factory calibrated frequency of the FRC oscillator by a fixed amount.

### REGISTER 9-1: OSCCON: OSCILLATOR CONTROL REGISTER

| U-0    | R-0, HSC | R-0, HSC | R-0, HSC | U-0 | R/W-x <sup>(1)</sup> | R/W-x <sup>(1)</sup> | R/W-x <sup>(1)</sup> |
|--------|----------|----------|----------|-----|----------------------|----------------------|----------------------|
| —      | COSC2    | COSC1    | COSC0    |     | NOSC2                | NOSC1                | NOSC0                |
| bit 15 |          |          |          |     |                      |                      | bit 8                |

| R/SO-0, HSC | U-0 | R-0, HSC <sup>(2)</sup> | U-0 | R/CO-0, HS | R/W-0 <sup>(3)</sup> | R/W-0  | R/W-0 |
|-------------|-----|-------------------------|-----|------------|----------------------|--------|-------|
| CLKLOCK     | —   | LOCK                    | —   | CF         | SOSCDRV              | SOSCEN | OSWEN |
| bit 7       |     |                         |     |            |                      |        | bit 0 |

| Legend:                    | HSC = Hardware Settable/Clearable bit |                                    |                    |  |  |
|----------------------------|---------------------------------------|------------------------------------|--------------------|--|--|
| HS = Hardware Settable bit | CO = Clearable Only bit               | SO = Settable Only bit             |                    |  |  |
| R = Readable bit           | W = Writable bit                      | U = Unimplemented bit, read as '0' |                    |  |  |
| -n = Value at POR          | '1' = Bit is set                      | '0' = Bit is cleared               | x = Bit is unknown |  |  |

### bit 15 Unimplemented: Read as '0'

### bit 14-12 **COSC<2:0>:** Current Oscillator Selection bits

- 111 = 8 MHz Fast RC Oscillator with Postscaler (FRCDIV)
- 110 = 500 kHz Low-Power Fast RC Oscillator (FRC) with Postscaler (LPFRCDIV)
- 101 = Low-Power RC Oscillator (LPRC)
- 100 = Secondary Oscillator (SOSC)
- 011 = Primary Oscillator with PLL module (XTPLL, HSPLL, ECPLL)
- 010 = Primary Oscillator (XT, HS, EC)
- 001 = 8 MHz FRC Oscillator with Postscaler and PLL module (FRCPLL)
- 000 = 8 MHz FRC Oscillator (FRC)
- bit 11 Unimplemented: Read as '0'

### bit 10-8 **NOSC<2:0>:** New Oscillator Selection bits<sup>(1)</sup>

- 111 = 8 MHz Fast RC Oscillator with Postscaler (FRCDIV)
- 110 = 500 kHz Low-Power Fast RC Oscillator (FRC) with Postscaler (LPFRCDIV)
- 101 = Low-Power RC Oscillator (LPRC)
- 100 = Secondary Oscillator (SOSC)
- 011 = Primary Oscillator with PLL module (XTPLL, HSPLL, ECPLL)
- 010 = Primary Oscillator (XT, HS, EC)
- 001 = 8 MHz FRC Oscillator with Postscaler and PLL module (FRCPLL)
- 000 = 8 MHz FRC Oscillator (FRC)

### **Note 1:** Reset values for these bits are determined by the FNOSCx Configuration bits.

- 2: This bit also resets to '0' during any valid clock switch or whenever a non-PLL Clock mode is selected.
- **3:** When SOSC is selected to run from a digital clock input, rather than an external crystal (SOSCSRC = 0), this bit has no effect.







### REGISTER 15-1: OCxCON1: OUTPUT COMPARE x CONTROL REGISTER 1

| U-0    | U-0 | R/W-0  | R/W-0   | R/W-0   | R/W-0   | R/W-0  | R/W-0  |
|--------|-----|--------|---------|---------|---------|--------|--------|
| —      |     | OCSIDL | OCTSEL2 | OCTSEL1 | OCTSEL0 | ENFLT2 | ENFLT1 |
| bit 15 |     |        |         |         |         |        | bit 8  |

| R/W-0  | R/W-0, HSC | R/W-0, HSC | R/W-0, HSC | R/W-0    | R/W-0               | R/W-0               | R/W-0               |
|--------|------------|------------|------------|----------|---------------------|---------------------|---------------------|
| ENFLT0 | OCFLT2     | OCFLT1     | OCFLT0     | TRIGMODE | OCM2 <sup>(1)</sup> | OCM1 <sup>(1)</sup> | OCM0 <sup>(1)</sup> |
| bit 7  |            |            |            |          |                     |                     | bit 0               |

| Legend:           | HSC = Hardware Settable/Clearable bit |                                    |                    |  |  |
|-------------------|---------------------------------------|------------------------------------|--------------------|--|--|
| R = Readable bit  | W = Writable bit                      | U = Unimplemented bit, read as '0' |                    |  |  |
| -n = Value at POR | '1' = Bit is set                      | '0' = Bit is cleared               | x = Bit is unknown |  |  |

| bit 15-14<br>bit 13 | Unimplemented: Read as '0'<br>OCSIDL: Output Compare x Stop in Idle Mode Control bit<br>1 = Output Compare x halts in CPU Idle mode<br>0 = Output Compare x continues to operate in CPU Idle mode  |
|---------------------|--|
| bit 12-10           | OCTSEL<2:0>: Output Compare x Timer Select bits<br>111 = System clock<br>110 = Reserved<br>101 = Reserved<br>100 = Timer1<br>011 = Timer5<br>010 = Timer4<br>001 = Timer3<br>000 = Timer2  |
| bit 9               | ENFLT2: Comparator Fault Input Enable bit<br>1 = Comparator Fault input is enabled<br>0 = Comparator Fault input is disabled   |
| bit 8               | ENFLT1: OCFB Fault Input Enable bit<br>1 = OCFB Fault input is enabled<br>0 = OCFB Fault input is disabled   |
| bit 7               | ENFLT0: OCFA Fault Input Enable bit<br>1 = OCFA Fault input is enabled<br>0 = OCFA Fault input is disabled   |
| bit 6               | <ul> <li>OCFLT2: PWM Comparator Fault Condition Status bit</li> <li>1 = PWM comparator Fault condition has occurred (this is cleared in hardware only)</li> <li>0 = PWM comparator Fault condition has not occurred (this bit is used only when OCM&lt;2:0&gt; = 111)</li> </ul> |
| bit 5               | <ul> <li>OCFLT1: PWM OCFB Fault Input Enable bit</li> <li>1 = PWM OCFB Fault condition has occurred (this is cleared in hardware only)</li> <li>0 = PWM OCFB Fault condition has not occurred (this bit is used only when OCM&lt;2:0&gt; = 111)</li> </ul>                       |
| bit 4               | <ul> <li>OCFLT0: PWM OCFA Fault Condition Status bit</li> <li>1 = PWM OCFA Fault condition has occurred (this is cleared in hardware only)</li> <li>0 = PWM OCFA Fault condition has not occurred (this bit is used only when OCM&lt;2:0&gt; = 111)</li> </ul>                   |
| bit 3               | <b>TRIGMODE:</b> Trigger Status Mode Select bit<br>1 = TRIGSTAT (OCxCON2<6>) is cleared when OCxRS = OCxTMR or in software<br>0 = TRIGSTAT is only cleared by software   |
|                     |  |

### **Note 1:** The comparator module used for Fault input varies with the OCx module. OC1 and OC2 use Comparator 1; OC3 and OC4 use Comparator 2; OC5 uses Comparator 3.

REGISTER 16-1:

#### R/W-0 U-0 R/W-0 U-0 U-0 R-0, HSC R-0, HSC R-0, HSC SPIEN SPIBEC0 SPISIDL SPIBEC2 SPIBEC1 bit 15 bit 8 R-0, HSC R/C-0, HS R/W-0, HSC R/W-0 R/W-0 R/W-0 R-0, HSC R-0, HSC SPIROV SPIRBF SRMPT SRXMPT SISEL2 SISEL1 SISEL0 SPITBF bit 7 bit 0 HS = Hardware Settable bit HSC = Hardware Settable/Clearable bit Legend: C = Clearable bit R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' '1' = Bit is set -n = Value at POR '0' = Bit is cleared x = Bit is unknown bit 15 SPIEN: SPIx Enable bit 1 = Enables module and configures SCKx, SDOx, SDIx and $\overline{SSx}$ as serial port pins 0 = Disables module bit 14 Unimplemented: Read as '0' bit 13 SPISIDL: SPIx Stop in Idle Mode bit 1 = Discontinues module operation when device enters Idle mode 0 = Continues module operation in Idle mode bit 12-11 Unimplemented: Read as '0' bit 10-8 SPIBEC<2:0>: SPIx Buffer Element Count bits (valid in Enhanced Buffer mode) Master mode: Number of SPI transfers pending. Slave mode: Number of SPI transfers unread. bit 7 SRMPT: SPIx Shift Register (SPIxSR) Empty bit (valid in Enhanced Buffer mode) 1 = SPIx Shift register is empty and ready to send or receive 0 = SPIx Shift register is not empty bit 6 SPIROV: SPIx Receive Overflow Flag bit 1 = A new byte/word is completely received and discarded (the user software has not read the previous data in the SPI1BUF register) 0 = No overflow has occurred bit 5 **SRXMPT:** SPIx Receive FIFO Empty bit (valid in Enhanced Buffer mode) 1 = Receive FIFO is empty 0 = Receive FIFO is not empty bit 4-2 SISEL<2:0>: SPIx Buffer Interrupt Mode bits (valid in Enhanced Buffer mode) 111 = Interrupt when SPIx transmit buffer is full (SPITBF bit is set) 110 = Interrupt when last bit is shifted into SPIxSR; as a result, the TX FIFO is empty 101 = Interrupt when the last bit is shifted out of SPIxSR; now the transmit is complete 100 = Interrupt when one data byte is shifted into the SPIxSR: as a result, the TX FIFO has one open spot 011 = Interrupt when SPIx receive buffer is full (SPIRBF bit is set) 010 = Interrupt when SPIx receive buffer is 3/4 or more full 001 = Interrupt when data is available in receive buffer (SRMPT bit is set) 000 = Interrupt when the last data in the receive buffer is read; as a result, the buffer is empty (SRXMPT bit is set)

SPIxSTAT: SPIx STATUS AND CONTROL REGISTER

### 17.3 Setting Baud Rate When Operating as a Bus Master

To compute the Baud Rate Generator (BRG) reload value, use Equation 17-1.

### EQUATION 17-1: COMPUTING BAUD RATE RELOAD VALUE<sup>(1)</sup>



### TABLE 17-1: I<sup>2</sup>C<sup>™</sup> CLOCK RATES<sup>(1)</sup>

### 17.4 Slave Address Masking

The I2CxMSK register (Register 17-3) designates address bit positions as "don't care" for both 7-Bit and 10-Bit Addressing modes. Setting a particular bit location (= 1) in the I2CxMSK register causes the slave module to respond, whether the corresponding address bit value is '0' or '1'. For example, when I2CxMSK is set to '00100000', the slave module will detect both addresses: '0000000' and '00100000'.

To enable address masking, the Intelligent Peripheral Management Interface (IPMI) must be disabled by clearing the IPMIEN bit (I2C1CON<11>).

**Note:** As a result of changes in the I<sup>2</sup>C protocol, the addresses in Table 17-2 are reserved and will not be Acknowledged in Slave mode. This includes any address mask settings that include any of these addresses.

| Required       | _      | I2CxBF    | RG Value      | Actual    |  |
|----------------|--------|-----------|---------------|-----------|--|
| System<br>FscL | FCY    | (Decimal) | (Hexadecimal) | FSCL      |  |
| 100 kHz        | 16 MHz | 157       | 9D            | 100 kHz   |  |
| 100 kHz        | 8 MHz  | 78        | 4E            | 100 kHz   |  |
| 100 kHz        | 4 MHz  | 39        | 27            | 99 kHz    |  |
| 400 kHz        | 16 MHz | 37        | 25            | 404 kHz   |  |
| 400 kHz        | 8 MHz  | 18        | 12            | 404 kHz   |  |
| 400 kHz        | 4 MHz  | 9         | 9             | 385 kHz   |  |
| 400 kHz        | 2 MHz  | 4         | 4             | 385 kHz   |  |
| 1 MHz          | 16 MHz | 13        | D             | 1.026 MHz |  |
| 1 MHz          | 8 MHz  | 6         | 6             | 1.026 MHz |  |
| 1 MHz          | 4 MHz  | 3         | 3             | 0.909 MHz |  |

Note 1: Based on Fcy = Fosc/2; Doze mode and PLL are disabled.

### TABLE 17-2: $I^2C^{TM}$ RESERVED ADDRESSES<sup>(1)</sup>

| Slave<br>Address | R/W<br>Bit | Description                            |  |  |  |  |
|------------------|------------|--|--|--|--|--|
| 0000 000         | 0          | General Call Address <sup>(2)</sup>    |  |  |  |  |
| 0000 000         | 1          | Start Byte                             |  |  |  |  |
| 0000 001         | х          | CBus Address                           |  |  |  |  |
| 0000 010         | х          | Reserved                               |  |  |  |  |
| 0000 011         | х          | Reserved                               |  |  |  |  |
| 0000 1xx         | х          | HS Mode Master Code                    |  |  |  |  |
| 1111 1xx         | x          | Reserved                               |  |  |  |  |
| 1111 0xx         | х          | 10-Bit Slave Upper Byte <sup>(3)</sup> |  |  |  |  |

Note 1: The address bits listed here will never cause an address match, independent of the address mask settings.

2: This address will be Acknowledged only if GCEN = 1.

3: A match on this address can only occur on the upper byte in 10-Bit Addressing mode.

### 19.2 RTCC Module Registers

The RTCC module registers are organized into three categories:

- RTCC Control Registers
- RTCC Value Registers
- Alarm Value Registers

### 19.2.1 REGISTER MAPPING

To limit the register interface, the RTCC Timer and Alarm Time registers are accessed through corresponding register pointers. The RTCC Value Register Window (RTCVALH and RTCVALL) uses the RTCPTR bits (RCFGCAL<9:8>) to select the desired Timer register pair (see Table 19-1).

By writing the RTCVALH byte, the RTCC Pointer value, the RTCPTR<1:0> bits decrement by one until they reach '00'. Once they reach '00', the MINUTES and SECONDS value will be accessible through RTCVALH and RTCVALL until the pointer value is manually changed.

TABLE 19-1: RTCVAL REGISTER MAPPING

|    | RTCC Value Register Window |             |  |  |  |
|----|----------------------------|-------------|--|--|--|
|    | RTCVAL<15:8>               | RTCVAL<7:0> |  |  |  |
| 00 | MINUTES                    | SECONDS     |  |  |  |
| 01 | WEEKDAY                    | HOURS       |  |  |  |
| 10 | MONTH                      | DAY         |  |  |  |
| 11 | _                          | YEAR        |  |  |  |

The Alarm Value Register Window (ALRMVALH and ALRMVALL) uses the ALRMPTRx bits (ALCFGRPT<9:8>) to select the desired Alarm register pair (see Table 19-2).

By writing the ALRMVALH byte, the Alarm Pointer value (ALRMPTR<1:0> bits) decrements by one until they reach '00'. Once they reach '00', the ALRMMIN and ALRMSEC value will be accessible through ALRMVALH and ALRMVALL, until the pointer value is manually changed.

| EXAMPLE 19-1: | SETTING THE RTCWREN BIT |
|---------------|-------------------------|
|               |                         |

### TABLE 19-2: ALRMVAL REGISTER MAPPING

| ALRMPTR | Alarm Value Register Window |              |  |  |
|---------|-----------------------------|--------------|--|--|
| <1:0>   | ALRMVAL<15:8>               | ALRMVAL<7:0> |  |  |
| 00      | ALRMMIN                     | ALRMSEC      |  |  |
| 01      | ALRMWD                      | ALRMHR       |  |  |
| 10      | ALRMMNTH                    | ALRMDAY      |  |  |
| 11      | PWCSTAB                     | PWCSAMP      |  |  |

Considering that the 16-bit core does not distinguish between 8-bit and 16-bit read operations, the user must be aware that when reading either the ALRMVALH or ALRMVALL bytes, the ALRMPTR<1:0> value will be decremented. The same applies to the RTCVALH or RTCVALL bytes with the RTCPTR<1:0> being decremented.

| Note: | This only applies to read operations and |
|-------|--|
|       | not write operations.                    |

### 19.2.2 WRITE LOCK

In order to perform a write to any of the RTCC Timer registers, the RTCWREN bit (RTCPWC<13>) must be set (see Example 19-1).

Note: To avoid accidental writes to the timer, it is recommended that the RTCWREN bit (RCFGCAL<13>) is kept clear at any other time. For the RTCWREN bit to be set, there is only one instruction cycle time window allowed between the 55h/AA sequence and the setting of RTCWREN. Therefore, it is recommended that code follow the procedure in Example 19-1.

### 19.2.3 SELECTING RTCC CLOCK SOURCE

There are four reference source clock options that can be selected for the RTCC using the RTCCSEL<1:0> bits: 00 = Secondary Oscillator, 01 = LPRC, 10 = 50 Hz External Clock and 11 = 60 Hz External Clock.

| asm | volatile | ("push w7");                                  |
|-----|----------|---|
| asm | volatile | ("push w8");                                  |
| asm | volatile | ("disi #5");                                  |
| asm | volatile | ("mov #0x55, w7");                            |
| asm | volatile | ("mov w7, NVMKEY");                           |
| asm | volatile | ("mov #0xAA, w8");                            |
| asm | volatile | ("mov w8, _NVMKEY");                          |
| asm | volatile | ("bset _RCFGCAL, #13"); //set the RTCWREN bit |
| asm | volatile | ("pop w8");                                   |
| asm | volatile | ("pop w7");                                   |
|     |          |   |

### 25.0 CHARGE TIME MEASUREMENT UNIT (CTMU)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the Charge Measurement Unit, refer to the "PIC24F Family Reference Manual", Section 53. "Charge Time Measurement Unit (CTMU) with Threshold Detect" (DS39743).

The Charge Time Measurement Unit (CTMU) is a flexible analog module that provides charge measurement, accurate differential time measurement between pulse sources and asynchronous pulse generation. Its key features include:

- Thirteen external edge input trigger sources
- · Polarity control for each edge source
- · Control of edge sequence
- Control of response to edge levels or edge transitions
- · Time measurement resolution of one nanosecond
- Accurate current source suitable for capacitive measurement

Together with other on-chip analog modules, the CTMU can be used to precisely measure time, measure capacitance, measure relative changes in capacitance or generate output pulses that are independent of the system clock. The CTMU module is ideal for interfacing with capacitive-based touch sensors.

The CTMU is controlled through three registers: CTMUCON1, CTMUCON2 and CTMUICON. CTMUCON1 enables the module and controls the mode of operation of the CTMU, as well as controlling edge sequencing. CTMUCON2 controls edge source selection and edge source polarity selection. The CTMUICON register selects the current range of current source and trims the current.

### 25.1 Measuring Capacitance

The CTMU module measures capacitance by generating an output pulse, with a width equal to the time between edge events, on two separate input channels. The pulse edge events to both input channels can be selected from several internal peripheral modules (OC1, Timer1, any input capture or comparator module) and up to 13 external pins (CTED1 through CTED13). This pulse is used with the module's precision current source to calculate capacitance according to the relationship:

### EQUATION 25-1:

$$I = C \cdot \frac{dV}{dT}$$

For capacitance measurements, the A/D Converter samples an external capacitor (CAPP) on one of its input channels after the CTMU output's pulse. A Precision Resistor (RPR) provides current source calibration on a second A/D channel. After the pulse ends, the converter determines the voltage on the capacitor. The actual calculation of capacitance is performed in software by the application.

Figure 25-1 illustrates the external connections used for capacitance measurements, and how the CTMU and A/D modules are related in this application. This example also shows the edge events coming from Timer1, but other configurations using external edge sources are possible. A detailed discussion on measuring capacitance and time with the CTMU module is provided in the "*PIC24F Family Reference Manual*".

### 25.3 Pulse Generation and Delay

The CTMU module can also generate an output pulse with edges that are not synchronous with the device's system clock. More specifically, it can generate a pulse with a programmable delay from an edge event input to the module.

When the module is configured for pulse generation delay by setting the TGEN bit (CTMUCON<12>), the internal current source is connected to the B input of Comparator 2. A capacitor (CDELAY) is connected to the Comparator 2 pin, C2INB, and the Comparator Voltage Reference, CVREF, is connected to C2INA. CVREF is then configured for a specific trip point. The module begins to charge CDELAY when an edge event is detected. While CVREF is greater than the voltage on CDELAY, CTPLS is high.

When the voltage on CDELAY equals CVREF, CTPLS goes low. With Comparator 2 configured as the second edge, this stops the CTMU from charging. In this state event, the CTMU automatically connects to ground. The IDISSEN bit doesn't need to be set and cleared before the next CTPLS cycle.

Figure 25-3 illustrates the external connections for pulse generation, as well as the relationship of the different analog modules required. While CTED1 is shown as the input pulse source, other options are available. A detailed discussion on pulse generation with the CTMU module is provided in the "*PIC24F Family Reference Manual*".

### FIGURE 25-3: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR PULSE DELAY GENERATION



| U-0                                | U-0 | U-0              | U-0 | U-0                  | U-0              | R/C-1              | R/C-1 |  |  |
|------------------------------------|-----|------------------|-----|----------------------|------------------|--------------------|-------|--|--|
| —                                  |     | —                | —   | —                    | —                | GSS0               | GWRP  |  |  |
| bit 7 bit 0                        |     |                  |     |                      |                  |                    |       |  |  |
|                                    |     |                  |     |                      |                  |                    |       |  |  |
| Legend:                            |     |                  |     |                      |                  |                    |       |  |  |
| R = Readable bit C = Clearable bit |     |                  |     | U = Unimplem         | nented bit, read | d as '0'           |       |  |  |
| -n = Value at POR                  |     | '1' = Bit is set |     | '0' = Bit is cleared |                  | x = Bit is unknown |       |  |  |

| bit 7-2 | Unimplemented: Read as '0'   |
|---------|--|
| bit 1   | GSS0: General Segment Code Flash Code Protection bit   |
|         | <ul><li>1 = No protection</li><li>0 = Standard security is enabled</li></ul>                           |
| bit 0   | GWRP: General Segment Code Flash Write Protection bit  |
|         | <ul> <li>1 = General segment may be written</li> <li>0 = General segment is write-protected</li> </ul> |

**REGISTER 26-2: FGS: GENERAL SEGMENT CONFIGURATION REGISTER** 

### **REGISTER 26-3:** FOSCSEL: OSCILLATOR SELECTION CONFIGURATION REGISTER

| R/P-1     | R/P-1   | R/P-1   | U-0 | U-0 | R/P-1  | R/P-1  | R/P-1  |
|-----------|---------|---------|-----|-----|--------|--------|--------|
| IESO      | LPRCSEL | SOSCSRC | —   | —   | FNOSC2 | FNOSC1 | FNOSC0 |
| bit 7 bit |         |         |     |     |        |        |        |

| Legend:   |  |   |   |                           |  |  |  |
|---|--|---|---|---------------------------|--|--|--|
| R = Readable bit  |  | P = Programmable bit  | U = Unimplemented bit, read as '0'                          |                           |  |  |  |
| -n = Value at   | POR  | '1' = Bit is set  | '0' = Bit is cleared  | x = Bit is unknown        |  |  |  |
|   |  |   |   |                           |  |  |  |
| bit 7   | IESO: Interna  | I External Switchover bit                                     |   |                           |  |  |  |
|   | 1 = Internal E<br>0 = Internal E                               | xternal Switchover mode is e<br>xternal Switchover mode is di | nabled (Two-Speed Start-up is sabled (Two-Speed Start-up is | s enabled)<br>s disabled) |  |  |  |
| bit 6   | LPRCSEL: In  | ternal LPRC Oscillator Power                                  | Select bit  |                           |  |  |  |
|   | 1 = High-Pow<br>0 = Low-Powe                                   | er/High-Accuracy mode<br>er/Low-Accuracy mode                 |   |                           |  |  |  |
| bit 5   | 5 SOSCSRC: Secondary Oscillator Clock Source Configuration bit |   |   |                           |  |  |  |
| <ul> <li>1 = SOSC analog crystal function is available on the SOSC</li> <li>0 = SOSC crystal is disabled; digital SCLKI function is select</li> </ul> |  |   |   | s<br>OSCO pin             |  |  |  |
| bit 4-3   | Unimplement  | ted: Read as '0'  |   |                           |  |  |  |
| bit 2-0   | t 2-0 FNOSC<2:0>: Oscillator Selection bits                    |   |   |                           |  |  |  |
| 000 = Fast RC Oscillator (FRC)<br>001 = Fast RC Oscillator with Divide-by-N with PLL module (FRCDIV+PLL)  |  |   |   |                           |  |  |  |

- 010 = Primary Oscillator (XT, HS, EC)
- 011 = Primary Oscillator with PLL module (HS+PLL, EC+PLL)
- 100 = Secondary Oscillator (SOSC)
- 101 = Low-Power RC Oscillator (LPRC)
- 110 = 500 kHz Low-Power FRC Oscillator with Divide-by-N (LPFRCDIV)
- 111 = 8 MHz FRC Oscillator with Divide-by-N (FRCDIV)

### 29.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of the PIC24FV32KA304 family electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the PIC24FV32KA304 family devices are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these, or any other conditions above the parameters indicated in the operation listings of this specification, is not implied.

### Absolute Maximum Ratings<sup>(†)</sup>

| Ambient temperature under bias                                     | 40°C to +135°C       |
|--|----------------------|
| Storage temperature  | 65°C to +150°C       |
| Voltage on VDD with respect to Vss (PIC24FVXXKA30X)                | 0.3V to +6.5V        |
| Voltage on VDD with respect to Vss (PIC24FXXKA30X)                 | 0.3V to +4.5V        |
| Voltage on any combined analog and digital pin with respect to Vss | 0.3V to (VDD + 0.3V) |
| Voltage on any digital only pin with respect to Vss                | 0.3V to (VDD + 0.3V) |
| Voltage on MCLR/VPP pin with respect to Vss                        | -0.3V to +9.0V       |
| Maximum current out of Vss pin                                     |                      |
| Maximum current into VDD pin <sup>(1)</sup>                        | 250 mA               |
| Maximum output current sunk by any I/O pin                         | 25 mA                |
| Maximum output current sourced by any I/O pin                      | 25 mA                |
| Maximum current sunk by all ports                                  | 200 mA               |
| Maximum current sourced by all ports <sup>(1)</sup>                | 200 mA               |

Note 1: Maximum allowable current is a function of the device maximum power dissipation (see Table 29-1).

**† NOTICE:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

### TABLE 29-24: COMPARATOR TIMINGS

| Param<br>No. | Symbol | Characteristic   | Min | Тур | Мах | Units | Comments |
|--------------|--------|--|-----|-----|-----|-------|----------|
| 300          | TRESP  | Response Time <sup>*(1)</sup>                          |     | 150 | 400 | ns    |          |
| 301          | Тмс2о∨ | Comparator Mode Change to<br>Output Valid <sup>*</sup> |     | —   | 10  | μS    |          |

\* Parameters are characterized but not tested.

Note 1: Response time is measured with one comparator input at (VDD - 1.5)/2, while the other input transitions from Vss to VDD.

### TABLE 29-25: COMPARATOR VOLTAGE REFERENCE SETTLING TIME SPECIFICATIONS

| Param<br>No. | Symbol | Characteristic               | Min | Тур | Max | Units | Comments |
|--------------|--------|------------------------------|-----|-----|-----|-------|----------|
| VR310        | TSET   | Settling Time <sup>(1)</sup> |     |     | 10  | μS    |          |

**Note 1:** Settling time is measured while CVRSS = 1 and the CVR<3:0> bits transition from '0000' to '1111'.

### FIGURE 29-6: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING CHARACTERISTICS





### FIGURE 29-21: SPIX MODULE SLAVE MODE TIMING CHARACTERISTICS (CKE = 1)

### TABLE 29-39: SPIX MODULE SLAVE MODE TIMING REQUIREMENTS (CKE = 1)

| AC CHARACTERISTICS |                       | $\begin{array}{l} \mbox{Standard Operating Conditions: 2.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$ |              |                    |     |       |            |
|--------------------|-----------------------|---|--------------|--------------------|-----|-------|------------|
| Param<br>No.       | Symbol                | Characteristic  | Min          | Typ <sup>(1)</sup> | Мах | Units | Conditions |
| SP70               | TscL                  | SCKx Input Low Time   | 30           | _                  |     | ns    |            |
| SP71               | TscH                  | SCKx Input High Time  | 30           | —                  | _   | ns    |            |
| SP72               | TscF                  | SCKx Input Fall Time <sup>(2)</sup>   | —            | 10                 | 25  | ns    |            |
| SP73               | TscR                  | SCKx Input Rise Time <sup>(2)</sup>   | —            | 10                 | 25  | ns    |            |
| SP30               | TdoF                  | SDOx Data Output Fall Time <sup>(2)</sup>   | —            | 10                 | 25  | ns    |            |
| SP31               | TdoR                  | SDOx Data Output Rise Time <sup>(2)</sup>   | —            | 10                 | 25  | ns    |            |
| SP35               | TscH2doV,<br>TscL2doV | SDOx Data Output Valid after SCKx Edge  | —            | —                  | 30  | ns    |            |
| SP40               | TdiV2scH,<br>TdiV2scL | Setup Time of SDIx Data Input to SCKx Edge  | 20           | —                  | _   | ns    |            |
| SP41               | TscH2diL,<br>TscL2diL | Hold Time of SDIx Data Input to SCKx Edge   | 20           | —                  | _   | ns    |            |
| SP50               | TssL2scH,<br>TssL2scL | $\overline{\text{SSx}} \downarrow$ to SCKx $\downarrow$ or SCKx $\uparrow$ Input  | 120          | —                  | —   | ns    |            |
| SP51               | TssH2doZ              | $\overline{\text{SSx}}$ $\uparrow$ to SDOx Output High-Impedance <sup>(3)</sup>   | 10           | _                  | 50  | ns    |            |
| SP52               | TscH2ssH<br>TscL2ssH  | SSx ↑ after SCKx Edge   | 1.5 Tcy + 40 | _                  | _   | ns    |            |
| SP60               | TssL2doV              | SDOx Data Output Valid after SSx Edge   | _            | _                  | 50  | ns    |            |

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: The minimum clock period for SCKx is 100 ns; therefore, the clock generated in Master mode must not violate this specification.

**3:** This assumes a 50 pF load on all SPIx pins.