

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Details	
Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	24
Program Memory Size	32KB (11K x 24)
Program Memory Type	FLASH
EEPROM Size	512 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 13x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24f32ka302t-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 2.2 Power Supply Pins

### 2.2.1 DECOUPLING CAPACITORS

The use of decoupling capacitors on every pair of power supply pins, such as VDD, VSS, AVDD and AVSS, is required.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: A 0.1  $\mu$ F (100 nF), 10-20V capacitor is recommended. The capacitor should be a low-ESR device, with a resonance frequency in the range of 200 MHz and higher. Ceramic capacitors are recommended.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is no greater than 0.25 inch (6 mm).
- Handling high-frequency noise: If the board is experiencing high-frequency noise (upward of tens of MHz), add a second ceramic type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01  $\mu$ F to 0.001  $\mu$ F. Place this second capacitor next to each primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible (e.g., 0.1  $\mu$ F in parallel with 0.001  $\mu$ F).
- Maximizing performance: On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum, thereby reducing PCB trace inductance.

#### 2.2.2 TANK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits, including microcontrollers, to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device, and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7  $\mu F$  to 47  $\mu F$ .


# 2.3 Master Clear (MCLR) Pin

The MCLR pin provides two specific device functions: Device Reset, and Device Programming and Debugging. If programming and debugging are not required in the end application, a direct connection to VDD may be all that is required. The addition of other components, to help increase the application's resistance to spurious Resets from voltage sags, may be beneficial. A typical configuration is shown in Figure 2-1. Other circuit designs may be implemented, depending on the application's requirements.

During programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the MCLR pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R1 and C1 will need to be adjusted based on the application and PCB requirements. For example, it is recommended that the capacitor, C1, be isolated from the MCLR pin during programming and debugging operations by using a jumper (Figure 2-2). The jumper is replaced for normal run-time operations.

Any components associated with the  $\overline{\text{MCLR}}$  pin should be placed within 0.25 inch (6 mm) of the pin.

#### FIGURE 2-2: EXAMPLE OF MCLR PIN CONNECTIONS




	Access	Program Space Address					
Access Type	Space	<23>	<22:16>	<15>	<14:1> X XXXX XXX0 Data EA<15:0> XX XXXX XXXX X Data EA<15:0>	<0>	
Instruction Access	User	0 PC<22:1>			0		
(Code Execution)			0xx xxxx x	xxxx xxxx	x xxxx xxx0		
TBLRD/TBLWT (Byte/Word Read/Write)	User	TBLPAG<7:0>		Data EA<15:0>			
		0 x	0xxx xxxx		XXXX XXXX XXXX XXXX		
	Configuration	TBLPAG<7:0>		Data EA<15:0>			
		1x	1xxx xxxx		XXXX XXXX XXXX XXXX		
Program Space Visibility	User	0	PSVPAG<7:0> <sup>(2)</sup>		Data EA<14:0>(1)		
(Block Remap/Read)		0	XXXX XX	XXX	XXX XXXX XX	XX XXXX	

**Note 1:** Data EA<15> is always '1' in this case, but is not used in calculating the program space address. Bit 15 of the address is PSVPAG<0>.

2: PSVPAG can have only two values ('00' to access program memory and FF to access data EEPROM) in the PIC24FV32KA304 family.






In a similar fashion, two table instructions, TBLWTH and TBLWTL, are used to write individual bytes or words to a program space address. The details of their operation are explained in **Section 5.0 "Flash Program Memory"**.

For all table operations, the area of program memory space to be accessed is determined by the Table Memory Page Address register (TBLPAG). TBLPAG covers the entire program memory space of the device, including user and configuration spaces. When TBLPAG<7> = 0, the table page is located in the user memory space. When TBLPAG<7> = 1, the page is located in configuration space.

**Note:** Only Table Read operations will execute in the configuration memory space, and only then, in implemented areas, such as the Device ID. Table write operations are not allowed.

# FIGURE 4-6: ACCESSING PROGRAM MEMORY WITH TABLE INSTRUCTIONS



## 7.2.1 POR AND LONG OSCILLATOR START-UP TIMES

The oscillator start-up circuitry and its associated delay timers are not linked to the device Reset delays that occur at power-up. Some crystal circuits (especially low-frequency crystals) will have a relatively long start-up time. Therefore, one or more of the following conditions is possible after SYSRST is released:

- The oscillator circuit has not begun to oscillate.
- The Oscillator Start-up Timer (OST) has not expired (if a crystal oscillator is used).
- The PLL has not achieved a lock (if PLL is used).

The device will not begin to execute code until a valid clock source has been released to the system. Therefore, the oscillator and PLL start-up delays must be considered when the Reset delay time must be known.

### 7.2.2 FAIL-SAFE CLOCK MONITOR (FSCM) AND DEVICE RESETS

If the FSCM is enabled, it will begin to monitor the system clock source when SYSRST is released. If a valid clock source is not available at this time, the device will automatically switch to the FRC oscillator and the user can switch to the desired crystal oscillator in the Trap Service Routine (TSR).

# 7.3 Special Function Register Reset States

Most of the Special Function Registers (SFRs) associated with the PIC24F CPU and peripherals are reset to a particular value at a device Reset. The SFRs are grouped by their peripheral or CPU function and their Reset values are specified in each section of this manual.

The Reset value for each SFR does not depend on the type of Reset with the exception of four registers. The Reset value for the Reset Control register, RCON, will depend on the type of device Reset. The Reset value for the Oscillator Control register, OSCCON, will depend on the type of Reset and the programmed values of the FNOSCx bits in the Flash Configuration Word (FOSCSEL<2:0>); see Table 7-2. The RCFGCAL and NVMCON registers are only affected by a POR.

# 7.4 Deep Sleep BOR (DSBOR)

Deep Sleep BOR is a very low-power BOR circuitry, used when the device is in Deep Sleep mode. Due to low current consumption, accuracy may vary.

The DSBOR trip point is around 2.0V. DSBOR is enabled by configuring DSLPBOR (FDS<6>) = 1. DSLPBOR will re-arm the POR to ensure the device will reset if VDD drops below the POR threshold.

# 7.5 Brown-out Reset (BOR)

The PIC24FV32KA304 family devices implement a BOR circuit, which provides the user several configuration and power-saving options. The BOR is controlled by the BORV<1:0> and BOREN<1:0> Configuration bits (FPOR<6:5,1:0>). There are a total of four BOR configurations, which are provided in Table 7-3.

The BOR threshold is set by the BORV<1:0> bits. If BOR is enabled (any values of BOREN<1:0>, except '00'), any drop of VDD below the set threshold point will reset the device. The chip will remain in BOR until VDD rises above the threshold.

If the Power-up Timer is enabled, it will be invoked after VDD rises above the threshold. Then, it will keep the chip in Reset for an additional time delay, TPWRT, if VDD drops below the threshold while the Power-up Timer is running. The chip goes back into a BOR and the Power-up Timer will be initialized. Once VDD rises above the threshold, the Power-up Timer will execute the additional time delay.

BOR and the Power-up Timer (PWRT) are independently configured. Enabling the Brown-out Reset does not automatically enable the PWRT.

# 7.5.1 SOFTWARE ENABLED BOR

When BOREN<1:0> = 01, the BOR can be enabled or disabled by the user in software. This is done with the control bit, SBOREN (RCON<13>). Setting SBOREN enables the BOR to function as previously described. Clearing the SBOREN disables the BOR entirely. The SBOREN bit operates only in this mode; otherwise, it is read as '0'.

Placing BOR under software control gives the user the additional flexibility of tailoring the application to its environment without having to reprogram the device to change the BOR configuration. It also allows the user to tailor the incremental current that the BOR consumes. While the BOR current is typically very small, it may have some impact in low-power applications.

Note: Even when the BOR is under software control, the Brown-out Reset voltage level is still set by the BORV<1:0> Configuration bits; it cannot be changed in software.

# 7.5.2 DETECTING BOR

When BOR is enabled, the BOR bit (RCON<1>) is always reset to '1' on any BOR or POR event. This makes it difficult to determine if a BOR event has occurred just by reading the state of BOR alone. A more reliable method is to simultaneously check the state of both POR and BOR. This assumes that the POR and BOR bits are reset to '0' in the software immediately after any POR event. If the BOR bit is '1' while POR is '0', it can be reliably assumed that a BOR event has occurred.

**Note:** Even when the device exits from Deep Sleep mode, both the POR and BOR bits are set.

# 7.5.3 DISABLING BOR IN SLEEP MODE

When BOREN<1:0> = 10, BOR remains under hardware control and operates as previously described. However, whenever the device enters Sleep mode, BOR is automatically disabled. When the device returns to any other operating mode, BOR is automatically re-enabled.

This mode allows for applications to recover from brown-out situations, while actively executing code when the device requires BOR protection the most. At the same time, it saves additional power in Sleep mode by eliminating the small incremental BOR current.

Note: BOR levels differ depending on device type; PIC24FV32KA3XX devices are at different levels than those of PIC24F32KA3XX devices. See Section 29.0 "Electrical Characteristics" for BOR voltage levels.

R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0			
T4IP2	T4IP1	T4IP0	—	_	—	_			
-         T4IP2         T4IP1         T4IP0         -         -         -           bit 15         -			bit 8						
<b>D</b> 444 4	<b>D</b> 444.0	<b>D</b> 444 0							
	-	-	0-0	U-0	U-0	U-0			
OC3IP2	OC3IP1	OC3IP0	—	—	—	_			
						bit 0			
hit.	VV - VVritabla	<b></b> ;+		antad hit rac	d aa '0'				
		DIL	•						
POR	"1" = Bit is set		$0^{\circ} = Bit is clea$	ired	x = Bit is unkn	own			
Unimplemen	ted: Read as '	)'							
<b>T4IP&lt;2:0&gt;:</b> ⊺	imer4 Interrupt	Priority bits							
111 = Interru	pt is Priority 7 (	highest priority	interrupt)						
•									
•	at in Driarity 1								
		abled							
•			Interrupt Priority	hito					
	Output Compa		menupi Phoniy	DIIS					
		a the last and the set of the	· · · · · · · · · · · · · · · · · · ·						
	pt is Priority 7 (	highest priority	interrupt)						
		highest priority	interrupt)						
111 = Interru	pt is Priority 7 (	highest priority	v interrupt)						
111 = Interru	pt is Priority 7 (		r interrupt)						
	R/W-1 OC3IP2 bit POR Unimplemen T4IP<2:0>: T 111 = Interru 001 = Interru 000 = Interru	R/W-1       R/W-0         OC3IP2       OC3IP1         e bit       W = Writable I         POR       '1' = Bit is set         Unimplemented: Read as '0         T4IP<2:0>: Timer4 Interrupt         111 = Interrupt is Priority 7 (I         .         001 = Interrupt is Priority 1         000 = Interrupt source is disa	R/W-1       R/W-0       R/W-0         OC3IP2       OC3IP1       OC3IP0         e bit       W = Writable bit         POR       '1' = Bit is set         Unimplemented: Read as '0'         T4IP<2:0>: Timer4 Interrupt Priority bits         111 = Interrupt is Priority 7 (highest priority         .	R/W-1       R/W-0       R/W-0       U-0         OC3IP2       OC3IP1       OC3IP0       —         e bit       W = Writable bit       U = Unimplemented         POR       '1' = Bit is set       '0' = Bit is clear         Unimplemented:       Read as '0'         T4IP<2:0>:       Timer4 Interrupt Priority bits         111 = Interrupt is Priority 7 (highest priority interrupt)         .         001 = Interrupt is Priority 1         000 = Interrupt source is disabled	R/W-1       R/W-0       R/W-0       U-0         OC3IP2       OC3IP1       OC3IP0       —         e bit       W = Writable bit       U = Unimplemented bit, rea         POR       '1' = Bit is set       '0' = Bit is cleared         Unimplemented:       Read as '0'         T4IP<2:0>:       Timer4 Interrupt Priority bits         111 = Interrupt is Priority 7 (highest priority interrupt)         .         001 = Interrupt is Priority 1         000 = Interrupt source is disabled	R/W-1       R/W-0       R/W-0       U-0       U-0       U-0         OC3IP2       OC3IP1       OC3IP0            e bit       W = Writable bit       U = Unimplemented bit, read as '0'         POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unkn         Unimplemented:       Read as '0'         T4IP<2:0>:       Timer4 Interrupt Priority bits         111 = Interrupt is Priority 7 (highest priority interrupt)         .			

# (1)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0, HS	
_	_		_	_	_		DSINT0	
bit 15							bit	
R/W-0, HS	U-0	U-0	R/W-0, HS	R/W-0, HS	R/W-0, HS	U-0	R/W-0, HS	
DSFLT	—	—	DSWDT	DSRTCC	DSMCLR	_	DSPOR <sup>(2,3)</sup>	
bit 7							bit	
Legend:		HS = Hardwa	re Settable bit					
R = Readab		W = Writable		•	nented bit, rea	d as '0'		
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is un	known	
bit 15-9	-	nted: Read as						
bit 8	DSINT0: Deep Sleep Interrupt-on-Change bit							
			s asserted during s not asserted du		ep			
bit 7	DSFLT: Dee	p Sleep Fault D	etect bit					
			g Deep Sleep an	d some Deep S	Sleep configura	ation settings	may have bee	
	corrupte		during Deep Sle	on				
bit 6-5		nted: Read as	•	ер				
bit 4	-		o ndog Timer Time	-out bit				
			dog Timer timed		n Sleen			
			dog Timer did no					
bit 3	DSRTCC: D	eep Sleep Rea	-Time Clock and	Calendar (RT	CC) Alarm bit			
			nd Calendar trigg					
			nd Calendar did r	not trigger an a	larm during De	ep Sleep		
bit 2		eep Sleep MC						
			ve and was asse active, or was ac			Deep Sleep		
bit 1	Unimpleme	nted: Read as	ʻ0 <b>'</b>					
bit 0	DSPOR: De	ep Sleep Powe	r-on Reset Even	t bit <sup>(2,3)</sup>				
			rcuit was active a rcuit was not act				R event	
Note 1: A	All register bits	are cleared wh	en the DSEN (DS	SCON<15>) bit	is set.			
	•		the case of a P	,		ep mode, ex	cept bit.	

All register bits are reset only in the case of a POR event outside of Deep Sleep mode, except bit, 2: DSPOR, which does not reset on a POR event that is caused due to a Deep Sleep exit.

3: Unlike the other bits in this register, this bit can be set outside of Deep Sleep.

## 10.5 Doze Mode

Generally, changing clock speed and invoking one of the power-saving modes are the preferred strategies for reducing power consumption. There may be circumstances, however, where this is not practical. For example, it may be necessary for an application to maintain uninterrupted synchronous communication, even while it is doing nothing else. Reducing system clock speed may introduce communication errors, while using a power-saving mode may stop communications completely.

Doze mode is a simple and effective alternative method to reduce power consumption while the device is still executing code. In this mode, the system clock continues to operate from the same source and at the same speed. Peripheral modules continue to be clocked at the same speed, while the CPU clock speed is reduced. Synchronization between the two clock domains is maintained, allowing the peripherals to access the SFRs while the CPU executes code at a slower rate.

Doze mode is enabled by setting the DOZEN bit (CLKDIV<11>). The ratio between peripheral and core clock speed is determined by the DOZE<2:0> bits (CLKDIV<14:12>). There are eight possible configurations, from 1:1 to 1:128, with 1:1 being the default.

It is also possible to use Doze mode to selectively reduce power consumption in event driven applications. This allows clock-sensitive functions, such as synchronous communications, to continue without interruption. Meanwhile, the CPU Idles, waiting for something to invoke an interrupt routine. Enabling the automatic return to full-speed CPU operation on interrupts is enabled by setting the ROI bit (CLKDIV<15>). By default, interrupt events have no effect on Doze mode operation.

# 10.6 Selective Peripheral Module Control

Idle and Doze modes allow users to substantially reduce power consumption by slowing or stopping the CPU clock. Even so, peripheral modules still remain clocked, and thus, consume power. There may be cases where the application needs what these modes do not provide: the allocation of power resources to CPU processing, with minimal power consumption from the peripherals.

PIC24F devices address this requirement by allowing peripheral modules to be selectively disabled, reducing or eliminating their power consumption. This can be done with two control bits:

- The Peripheral Enable bit, generically named, "XXXEN", located in the module's main control SFR.
- The Peripheral Module Disable (PMD) bit, generically named, "XXXMD", located in one of the PMD Control registers.

Both bits have similar functions in enabling or disabling its associated module. Setting the PMDx bits for a module disables all clock sources to that module, reducing its power consumption to an absolute minimum. In this state, the control and status registers associated with the peripheral will also be disabled, so writes to those registers will have no effect, and read values will be invalid. Many peripheral modules have a corresponding PMDx bit.

In contrast, disabling a module by clearing its XXXEN bit, disables its functionality, but leaves its registers available to be read and written to. Power consumption is reduced, but not by as much as the PMDx bits are used. Most peripheral modules have an enable bit; exceptions include capture, compare and RTCC.

To achieve more selective power savings, peripheral modules can also be selectively disabled when the device enters Idle mode. This is done through the control bit of the generic name format, "XXXIDL". By default, all modules that can operate during Idle mode will do so. Using the disable on Idle feature disables the module while in Idle mode, allowing further reduction of power consumption during Idle mode, enhancing power savings for extremely critical power applications.

# 11.2.2 I/O PORT WRITE/READ TIMING

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically, this instruction would be a NOP.

# 11.3 Input Change Notification (ICN)

The Input Change Notification function of the I/O ports allows the PIC24FV32KA304 family of devices to generate interrupt requests to the processor in response to a Change-of-State (COS) on selected input pins. This feature is capable of detecting input Change-of-States, even in Sleep mode, when the clocks are disabled. Depending on the device pin count, there are up to 23 external signals (CN0 through CN22) that may be selected (enabled) for generating an interrupt request on a Change-of-State.

There are six control registers associated with the ICN module. The CNEN1 and CNEN2 registers contain the interrupt enable control bits for each of the CN input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

Each CN pin also has a weak pull-up/pull-down connected to it. The pull-ups act as a current source that is connected to the pin. The pull-downs act as a current sink to eliminate the need for external resistors when push button or keypad devices are connected.

On any pin, only the pull-up resistor or the pull-down resistor should be enabled, but not both of them. If the push button or the keypad is connected to VDD, enable the pull-down, or if they are connected to VSS, enable the pull-up resistors. The pull-ups are enabled separately, using the CNPU1 and CNPU2 registers, which contain the control bits for each of the CN pins.

Setting any of the control bits enables the weak pull-ups for the corresponding pins. The pull-downs are enabled separately, using the CNPD1 and CNPD2 registers, which contain the control bits for each of the CN pins. Setting any of the control bits enables the weak pull-downs for the corresponding pins.

When the internal pull-up is selected, the pin uses VDD as the pull-up source voltage. When the internal pull-down is selected, the pins are pulled down to Vss by an internal resistor. Make sure that there is no external pull-up source/pull-down sink when the internal pull-ups/pull-downs are enabled.

**Note:** Pull-ups and pull-downs on Change Notification pins should always be disabled whenever the port pin is configured as a digital output.

## EXAMPLE 11-1: PORT WRITE/READ EXAMPLE

MOV 0xFF00, W0; MOV W0, TRISB;	//Configure PORTB<15:8> as inputs and PORTB<7:0> as outputs $\$
NOP;	//Delay 1 cycle
BTSS PORTB, #13;	//Next Instruction
Equivalent <b>`</b> C' Code	
TRISB = 0xFF00;	//Configure PORTB<15:8> as inputs and PORTB<7:0> as outputs
NOP();	//Delay 1 cycle
if(PORTBbits.RB13 == 1)	// execute following code if PORTB pin 13 is set.
{	
}	

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
_			DISSCK	DISSDO	MODE16	SMP	CKE <sup>(1)</sup>				
bit 15							bit 8				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
SSEN	CKP	MSTEN	SPRE2	SPRE1	SPRE0	PPRE1	PPRE0				
bit 7							bit 0				
Legend:											
R = Readab	le bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'					
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown				
bit 15-13	Unimplemen	ted: Read as '	o <b>'</b>								
bit 12	DISSCK: Disa	able SCKx pin	bit (SPIx Maste	er modes only)							
				tions as an I/O	)						
		Plx clock is en									
bit 11		ables SDOx pir		· • ··							
		n is not used by n is controlled b		in functions as	an I/O						
bit 10		ord/Byte Comm	-	ct bit							
		ication is word-									
		ication is byte-									
bit 9	SMP: SPIx Da	SMP: SPIx Data Input Sample Phase bit									
	Master mode:										
		<ul> <li>1 = Input data is sampled at the end of data output time</li> <li>0 = Input data is sampled at the middle of data output time</li> </ul>									
	-	a is sampled at	the middle of	data output tim	e						
	Slave mode: SMP must be	cleared when	SPIx is used ir	n Slave mode.							
bit 8		dge Select bit <sup>(</sup>									
				n from active o	lock state to Idl	e clock state (	see bit 6)				
	0 = Serial out	tput data chang	ges on transitio	on from Idle clo	ck state to activ	e clock state (	see bit 6)				
bit 7		Select Enable		e)							
		s used for Slav		:							
bit 6		olarity Select b		is controlled b	y port function						
				e state is a low							
				e state is a high							
bit 5	MSTEN: Mas	ter Mode Enab	le bit	Ū							
	1 = Master m	ode									
	0 = Slave mo	de									
bit 4-2		Secondary Pre		ster mode)							
		dary prescale 1									
		dary prescale 2	. I								
	•										
		1									
	000 <b>= Secon</b> o	dary prescale 8	:1								
	he CKE bit is no PI modes (FRM		ramed SPI mo	des. The user s	should program	this bit to '0' fo	or the Framed				

### REGISTER 16-2: SPIxCON1: SPIx CONTROL REGISTER 1

SPI modes (FRMEN = 1).

#### 19.2.5 RTCVAL REGISTER MAPPINGS

# REGISTER 19-4: YEAR: YEAR VALUE REGISTER<sup>(1)</sup>

| U-0    |
|--------|--------|--------|--------|--------|--------|--------|--------|
| —      | —      | —      | —      | —      | —      | —      | —      |
| bit 15 |        |        | •      | •      |        |        | bit 8  |
|        |        |        |        |        |        |        |        |
| R/W-x  |
| YRTEN3 | YRTEN2 | YRTEN2 | YRTEN1 | YRONE3 | YRONE2 | YRONE1 | YRONE0 |
| bit 7  |        |        |        |        |        |        | bit 0  |

## Legend:

Legenu.				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-8 Unimplemented: Read as '0'

- bit 7-4 **YRTEN<3:0>:** Binary Coded Decimal Value of Year's Tens Digit bits Contains a value from 0 to 9.
- bit 3-0 **YRONE<3:0>:** Binary Coded Decimal Value of Year's Ones Digit bits Contains a value from 0 to 9.

**Note 1:** A write to the YEAR register is only allowed when RTCWREN = 1.

#### REGISTER 19-5: MTHDY: MONTH AND DAY VALUE REGISTER<sup>(1)</sup>

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
_	—	—	MTHTEN0	MTHONE3	MTHONE2	MTHONE1	MTHONE0
bit 15							bit 8

U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	DAYTEN1	DAYTEN0	DAYONE3	DAYONE2	DAYONE1	DAYONE0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12	<b>MTHTEN0:</b> Binary Coded Decimal Value of Month's Tens Digit bit Contains a value of '0' or '1'.
bit 11-8	MTHONE<3:0>: Binary Coded Decimal Value of Month's Ones Digit bits
	Contains a value from 0 to 9.
bit 7-6	Unimplemented: Read as '0'
bit 5-4	DAYTEN<1:0>: Binary Coded Decimal Value of Day's Tens Digit bits
	Contains a value from 0 to 3.
bit 3-0	DAYONE<3:0>: Binary Coded Decimal Value of Day's Ones Digit bits
	Contains a value from 0 to 9.

**Note 1:** A write to this register is only allowed when RTCWREN = 1.

#### 19.2.6 ALRMVAL REGISTER MAPPINGS

# **REGISTER 19-8:** ALMTHDY: ALARM MONTH AND DAY VALUE REGISTER<sup>(1)</sup>

			-				
U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
_	—	—	MTHTEN0	MTHONE3	MTHONE2	MTHONE1	MTHONE0
bit 15			•				bit 8
11.0		D () ()	DAA	D () ()	D////		DAV
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
		DAYTEN1	DAYTEN0	DAYONE3	DAYONE2	DAYONE1	DAYONE0
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
h# 45 40			9				
bit 15-13	-	ted: Read as '0'					
bit 12	MTHTEN0: B	inary Coded Do	ecimal Value o	f Month's Tens	Digit bit		
	Contains a va	lue of '0' or '1'.					
bit 11-8	MTHONE<3:	0>: Binary Cod	ed Decimal Va	lue of Month's	Ones Digit bits		
	Contains a va	lue from 0 to 9			-		
bit 7-6	Unimplemen	ted: Read as '	D <b>'</b>				
h:+ C 4		Dinam (Cada			a Diait hita		

bit 5-4	DAYTEN<1:0>: Binary Coded Decimal Value of Day's Tens Digit bits
	Contains a value from 0 to 3.
bit 3-0	DAYONE<3:0>: Binary Coded Decimal Value of Day's Ones Digit bits

Contains a value from 0 to 9.

**Note 1:** A write to this register is only allowed when RTCWREN = 1.

## REGISTER 19-9: ALWDHR: ALARM WEEKDAY AND HOURS VALUE REGISTER<sup>(1)</sup>

U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x
—	—	—	—	—	WDAY2	WDAY1	WDAY0
bit 15							bit 8
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—		HRTEN1	HRTEN0	HRONE3	HRONE2	HRONE1	HRONE0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-11 bit 10-8	<b>Unimplemented:</b> Read as '0' <b>WDAY&lt;2:0&gt;:</b> Binary Coded Decimal Value of Weekday Digit bits Contains a value from 0 to 6.
bit 7-6	Unimplemented: Read as '0'
bit 5-4	<b>HRTEN&lt;1:0&gt;:</b> Binary Coded Decimal Value of Hour's Tens Digit bits Contains a value from 0 to 2.
bit 3-0	<b>HRONE&lt;3:0&gt;:</b> Binary Coded Decimal Value of Hour's Ones Digit bits Contains a value from 0 to 9.

**Note 1:** A write to this register is only allowed when RTCWREN = 1.

# 26.2 On-Chip Voltage Regulator

All of the PIC24FV32KA304 family devices power their core digital logic at a nominal 3.0V. This may create an issue for designs that are required to operate at a higher typical voltage, as high as 5.0V. To simplify system design, all devices in the "FV" family incorporate an on-chip regulator that allows the device to run its core logic from VDD.

The regulator is always enabled and provides power to the core from the other VDD pins. A low-ESR capacitor (such as ceramic) must be connected to the VCAP pin (Figure 26-1). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor is discussed in Section 2.4 "Voltage Regulator Pin (VCAP)", and in Section 29.1 "DC Characteristics".

For "F" devices, the regulator is disabled. Instead, core logic is powered directly from VDD. This allows the devices to operate at an overall lower allowable voltage range (1.8V-3.6V).

#### 26.2.1 VOLTAGE REGULATOR TRACKING MODE AND LOW-VOLTAGE DETECTION


For all PIC24FV32KA304 devices, the on-chip regulator provides a constant voltage of 3.2V nominal to the digital core logic. The regulator can provide this level from a VDD of about 3.2V, all the way up to the device's VDDMAX. It does not have the capability to boost VDD levels below 3.2V. In order to prevent "brown-out" conditions when the voltage drops too low for the regulator, the regulator enters Tracking mode. In Tracking mode, the regulator output follows VDD with a typical voltage drop of 150 mV.

When the device enters Tracking mode, it is no longer possible to operate at full speed. To provide information about when the device enters Tracking mode, the on-chip regulator includes a simple, High/Low-Voltage Detect (HLVD) circuit. When VDD drops below full-speed operating voltage, the circuit sets the High/Low-Voltage Detect Interrupt Flag, HLVDIF (IFS4<8>). This can be used to generate an interrupt and put the application into a low-power operational mode or trigger an orderly shutdown. Maximum device speeds as a function of VDD are shown in **Section 29.1 "DC Characteristics"**, in Figure 29-1 and Figure 29-1.

## 26.2.2 ON-CHIP REGULATOR AND POR

For PIC24FV32KA304 devices, it takes a brief time, designated as TPM, for the Voltage Regulator to generate a stable output. During this time, code execution is disabled. TPM (DC Specification SY71) is applied every time the device resumes operation after any power-down, including Sleep mode.

# FIGURE 26-1: CONNECTIONS FOR THE ON-CHIP REGULATOR



# 26.3 Watchdog Timer (WDT)

For the PIC24FV32KA304 family of devices, the WDT is driven by the LPRC oscillator. When the WDT is enabled, the clock source is also enabled.

The nominal WDT clock source from LPRC is 31 kHz. This feeds a prescaler that can be configured for either 5-bit (divide-by-32) or 7-bit (divide-by-128) operation. The prescaler is set by the FWPSA Configuration bit. With a 31 kHz input, the prescaler yields a nominal WDT time-out period (TWDT) of 1 ms in 5-bit mode or 4 ms in 7-bit mode.

A variable postscaler divides down the WDT prescaler output and allows for a wide range of time-out periods. The postscaler is controlled by the Configuration bits, WDTPS<3:0> (FWDT<3:0>), which allow the selection of a total of 16 settings, from 1:1 to 1:32,768. Using the prescaler and postscaler time-out periods, ranging from 1 ms to 131 seconds, can be achieved.

The WDT, prescaler and postscaler are reset:

- · On any device Reset
- On the completion of a clock switch, whether invoked by software (i.e., setting the OSWEN bit after changing the NOSCx bits) or by hardware (i.e., Fail-Safe Clock Monitor)
- When a PWRSAV instruction is executed (i.e., Sleep or Idle mode is entered)
- When the device exits Sleep or Idle mode to resume normal operation
- By a CLRWDT instruction during normal execution

# 27.2 MPLAB C Compilers for Various Device Families

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

# 27.3 HI-TECH C for Various Device Families

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

The compilers include a macro assembler, linker, preprocessor, and one-step driver, and can run on multiple platforms.

# 27.4 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel<sup>®</sup> standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- · Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

# 27.5 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

# 27.6 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command line interface
- · Rich directive set
- · Flexible macro language
- · MPLAB IDE compatibility

DC CHARACTERISTICS			<b>perating Co</b>	-40°C ≤	1.8V to 3.6V PIC24F32KA3XX 2.0V to 5.5V PIC24FV32KA3XX TA $\leq$ +85°C for Industrial TA $\leq$ +125°C for Extended		
Parameter No.	Device	Typical	Мах	Units		Conditions	
Idle Current (ID	LE)						
DC40	PIC24FV32KA3XX	120	200	μA	2.0V		
		160	430	μA	5.0V	0.5 MIPS,	
	PIC24F32KA3XX	50	100	μA	1.8V	Fosc = 1 MHz <sup>(1)</sup>	
		90	370	μA	3.3V		
DC42	PIC24FV32KA3XX	165	—	μA	2.0V		
		260	—	μA	5.0V	1 MIPS, Fosc = 2 MHz <sup>(1)</sup>	
	PIC24F32KA3XX	95	_	μA	1.8V		
		180	_	μA	3.3V		
DC44	PIC24FV32KA3XX	3.1	6.5	mA	5.0V	16 MIPS,	
	PIC24F32KA3XX	2.9	6.0	mA	3.3V	Fosc = 32 MHz <sup>(1)</sup>	
DC46	PIC24FV32KA3XX	0.65	_	mA	2.0V		
		1.0	—	mA	5.0V	FRC (4 MIPS),	
	PIC24F32KA3XX	0.55	_	mA	1.8V	Fosc = 8 MHz	
		1.0	—	mA	3.3V		
DC50	PIC24FV32KA3XX	60	200	μA	2.0V		
		70	350	μA	5.0V	LPRC (15.5 KIPS),	
	PIC24F32KA3XX	2.2	18	μA	1.8V	Fosc = 31 kHz	
		4.0	60	μA	3.3V		

# TABLE 29-7: DC CHARACTERISTICS: IDLE CURRENT (lidle)

Legend: Unshaded rows represent PIC24F32KA3XX devices and shaded rows represent PIC24FV32KA3XX devices.

**Note 1:** Oscillator is in External Clock mode (FOSCSEL<2:0> = 010, FOSC<1:0> = 00).

DC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$							
Param No.	Sym	Characteristic	Min	Typ <sup>(1)</sup>	Max	Units	Conditions			
	Vol	Output Low Voltage								
DO10		All I/O Pins	—	—	0.4	V	IOL = 8.0 mA	VDD = 4.5V		
			—	—	0.4	V	IOL = 4.0 mA	VDD = 3.6V		
			—	—	0.4	V	IOL = 3.5 mA	VDD = 2.0V		
DO16		OSC2/CLKO	_	_	0.4	V	IOL = 2.0 mA	VDD = 4.5V		
			—	—	0.4	V	IOL = 1.2 mA	VDD = 3.6V		
			—	—	0.4	V	IOL = 0.4 mA	VDD = 2.0V		
	Vон	Output High Voltage								
DO20		All I/O Pins	3.8	—	—	V	IOH = -3.5 mA	VDD = 4.5V		
			3	—	—	V	IOH = -3.0 mA	VDD = 3.6V		
			1.6	_	—	V	IOH = -1.0 mA	VDD = 2.0V		
DO26		OSC2/CLKO	3.8	_	—	V	Іон = -2.0 mA	VDD = 4.5V		
			3	_	—	V	IOH = -1.0 mA	VDD = 3.6V		
			1.6	_	_	V	Іон = -0.5 mA	VDD = 2.0V		

# TABLE 29-10: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS


**Note 1:** Data in "Typ" column is at +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

#### TABLE 29-11: DC CHARACTERISTICS: PROGRAM MEMORY

DC СН4	ARACTI	ERISTICS	<b>Standard</b> Operating	•	ture -4	<b>2</b> 0°C ≤ TA	.8V to 3.6V PIC24F32KA3XX .0V to 5.5V PIC24FV32KA3XX < ≤ +85°C for Industrial < ≤ +125°C for Extended
Param No.	Sym	Characteristic	Min Typ <sup>(1)</sup> Max Units Conditions				
		Program Flash Memory					
D130	Eр	Cell Endurance	10,000 <sup>(2)</sup>	—	—	E/W	
D131	Vpr	VDD for Read	VMIN	_	3.6	V	VMIN = Minimum operating voltage
D133A	Tiw	Self-Timed Write Cycle Time	_	2	—	ms	
D134	TRETD	Characteristic Retention	40	_	—	Year	Provided no other specifications are violated
D135	IDDP	Supply Current During Programming		10	—	mA	


Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

2: Self-write and block erase.



44-Lead Plastic Quad Flat, No Lead Package (ML) - 8x8 mm Body [QFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	N	<b>ILLIMETER</b>	s
Dimensior	n Limits	MIN	NOM	MAX
Contact Pitch	E		0.65 BSC	
Optional Center Pad Width	W2			6.60
Optional Center Pad Length	T2			6.60
Contact Pad Spacing	C1		8.00	
Contact Pad Spacing	C2		8.00	
Contact Pad Width (X44)	X1			0.35
Contact Pad Length (X44)	Y1			0.85
Distance Between Pads	G	0.25		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2103B

DEVID (Device ID)	246
DEVREV (Device Revision)	247
DSCON (Deep Sleep Control)	129
DSWAKE (Deep Sleep Wake-up Source)	130
FBS (Boot Segment Configuration)	239
FDS (Deep Sleep Configuration)	245
FGS (General Segment Configuration)	
FICD (In-Circuit Debugger Configuration)	
FOSC (Oscillator Configuration)	
FOSCSEL (Oscillator Selection Configuration)	240
FPOR (Reset Configuration)	
FWDT (Watchdog Timer Configuration)	
HLVDCON (High/Low-Voltage Detect Control)	
I2CxCON (I2Cx Control)	
I2CxMSK (I2Cx Slave Mode Address Mask)	
I2CxSTAT (I2Cx Status)	
ICxCON1 (Input Capture x Control 1)	
ICxCON2 (Input Capture x Control 2)	
IEC0 (Interrupt Enable Control 0)	90
IEC1 (Interrupt Enable Control 1)	00 02
IEC2 (Interrupt Enable Control 2) IEC3 (Interrupt Enable Control 3)	93
IEC4 (Interrupt Enable Control 4)	
IEC5 (Interrupt Enable Control 5)	
IFS0 (Interrupt Flag Status 0)	
IFS1 (Interrupt Flag Status 1)	
IFS2 (Interrupt Flag Status 2)	
IFS3 (Interrupt Flag Status 3)	
IFS4 (Interrupt Flag Status 4)	
IFS5 (Interrupt Flag Status 5)	
INTCON1 (Interrupt Control 1)	
INTCON2 (Interrupt Control 2)	
INTTREG (Interrupt Control and Status)	
IPC0 (Interrupt Priority Control 0)	
IPC1 (Interrupt Priority Control 1)	
IPC12 (Interrupt Priority Control 12)	107
IPC15 (Interrupt Priority Control 15)	
IPC16 (Interrupt Priority Control 16)	
IPC18 (Interrupt Priority Control 18)	110
IPC19 (Interrupt Priority Control 19)	110
IPC2 (Interrupt Priority Control 2)	99
IPC20 (Interrupt Priority Control 20)	
IPC3 (Interrupt Priority Control 3)	
IPC4 (Interrupt Priority Control 4)	
IPC5 (Interrupt Priority Control 5)	
	102
IPC6 (Interrupt Priority Control 6)	102 103
IPC6 (Interrupt Priority Control 6) IPC7 (Interrupt Priority Control 7)	103
IPC7 (Interrupt Priority Control 7)	103 104
IPC7 (Interrupt Priority Control 7) IPC8 (Interrupt Priority Control 8)	103 104 105
IPC7 (Interrupt Priority Control 7) IPC8 (Interrupt Priority Control 8) IPC9 (Interrupt Priority Control 9)	103 104 105 106
IPC7 (Interrupt Priority Control 7) IPC8 (Interrupt Priority Control 8) IPC9 (Interrupt Priority Control 9) MINSEC (RTCC Minutes and Seconds Value)	103 104 105 106 192
IPC7 (Interrupt Priority Control 7) IPC8 (Interrupt Priority Control 8) IPC9 (Interrupt Priority Control 9) MINSEC (RTCC Minutes and Seconds Value) MTHDY (RTCC Month and Day Value)	103 104 105 106 192 191
IPC7 (Interrupt Priority Control 7) IPC8 (Interrupt Priority Control 8) IPC9 (Interrupt Priority Control 9) MINSEC (RTCC Minutes and Seconds Value) MTHDY (RTCC Month and Day Value) NVMCON (Flash Memory Control)	103 104 105 106 192 191 59
IPC7 (Interrupt Priority Control 7) IPC8 (Interrupt Priority Control 8) IPC9 (Interrupt Priority Control 9) MINSEC (RTCC Minutes and Seconds Value) MTHDY (RTCC Month and Day Value) NVMCON (Flash Memory Control) NVMCON (Nonvolatile Memory Control)	103 104 105 106 192 191 59 64
IPC7 (Interrupt Priority Control 7)         IPC8 (Interrupt Priority Control 8)         IPC9 (Interrupt Priority Control 9)         MINSEC (RTCC Minutes and Seconds Value)         MTHDY (RTCC Month and Day Value)         NVMCON (Flash Memory Control)         NVMCON (Nonvolatile Memory Control)         OCxCON1 (Output Compare x Control 1)	103 104 105 106 192 191 59 64 157
IPC7 (Interrupt Priority Control 7)         IPC8 (Interrupt Priority Control 8)         IPC9 (Interrupt Priority Control 9)         MINSEC (RTCC Minutes and Seconds Value)         MTHDY (RTCC Month and Day Value)         NVMCON (Flash Memory Control)         NVMCON (Nonvolatile Memory Control)         OCxCON1 (Output Compare x Control 1)         OCxCON2 (Output Compare x Control 2)	103 104 105 106 192 191 59 64 157 159
IPC7 (Interrupt Priority Control 7)         IPC8 (Interrupt Priority Control 8)         IPC9 (Interrupt Priority Control 9)         MINSEC (RTCC Minutes and Seconds Value)         MTHDY (RTCC Month and Day Value)         NVMCON (Flash Memory Control)         NVMCON (Nonvolatile Memory Control)         OCxCON1 (Output Compare x Control 1)         OCxCON2 (Output Compare x Control 2)         OSCCON (Oscillator Control)	103 104 105 106 192 191 59 64 157 159 117
IPC7 (Interrupt Priority Control 7)         IPC8 (Interrupt Priority Control 8)         IPC9 (Interrupt Priority Control 9)         MINSEC (RTCC Minutes and Seconds Value)         MTHDY (RTCC Month and Day Value)         NVMCON (Flash Memory Control)         NVMCON (Nonvolatile Memory Control)         OCxCON1 (Output Compare x Control 1)         OCxCON2 (Output Compare x Control 2)         OSCCON (Scillator Control)         OSCTUN (FRC Oscillator Tune)	103 104 105 106 192 191 59 64 157 159 117 120
IPC7 (Interrupt Priority Control 7)         IPC8 (Interrupt Priority Control 8)         IPC9 (Interrupt Priority Control 9)         MINSEC (RTCC Minutes and Seconds Value)         MTHDY (RTCC Month and Day Value)         NVMCON (Flash Memory Control)         NVMCON (Nonvolatile Memory Control)         OCxCON1 (Output Compare x Control 1)         OCxCON2 (Output Compare x Control 2)         OSCCON (Oscillator Control)         OSCTUN (FRC Oscillator Tune)         PADCFG1 (Pad Configuration Control)	103 104 105 106 192 191 59 64 157 159 117 120
IPC7 (Interrupt Priority Control 7)         IPC8 (Interrupt Priority Control 8)         IPC9 (Interrupt Priority Control 9)         MINSEC (RTCC Minutes and Seconds Value)         MTHDY (RTCC Month and Day Value)         NVMCON (Flash Memory Control)         NVMCON (Nonvolatile Memory Control)         OCxCON1 (Output Compare x Control 1)         OCxCON2 (Output Compare x Control 2)         OSCCON (Oscillator Control)         OSCTUN (FRC Oscillator Tune)         PADCFG1 (Pad Configuration Control)         RCFGCAL (RTCC Calibration	103 104 105 106 192 191 59 64 157 159 117 120 176
IPC7 (Interrupt Priority Control 7)         IPC8 (Interrupt Priority Control 8)         IPC9 (Interrupt Priority Control 9)         MINSEC (RTCC Minutes and Seconds Value)         MTHDY (RTCC Month and Day Value)         NVMCON (Flash Memory Control)         NVMCON (Nonvolatile Memory Control)         OCxCON1 (Output Compare x Control 1)         OCxCON2 (Output Compare x Control 2)         OSCCON (Oscillator Control)         OSCTUN (FRC Oscillator Tune)         PADCFG1 (Pad Configuration Control)         RCFGCAL (RTCC Calibration         and Configuration)	103 104 105 106 192 191 59 64 157 159 117 120 176 187
IPC7 (Interrupt Priority Control 7)         IPC8 (Interrupt Priority Control 8)         IPC9 (Interrupt Priority Control 9)         MINSEC (RTCC Minutes and Seconds Value)         MTHDY (RTCC Month and Day Value)         NVMCON (Flash Memory Control)         NVMCON (Interrupt Compare x Control)         OCxCON1 (Output Compare x Control 1)         OCxCON2 (Output Compare x Control 2)         OSCCON (Oscillator Control)         OSCTUN (FRC Oscillator Tune)         PADCFG1 (Pad Configuration Control)         RCFGCAL (RTCC Calibration         and Configuration)         RCON (Reset Control)	103 104 105 106 192 191 59 64 157 159 117 120 176 187 70
IPC7 (Interrupt Priority Control 7)         IPC8 (Interrupt Priority Control 8)         IPC9 (Interrupt Priority Control 9)         MINSEC (RTCC Minutes and Seconds Value)         MTHDY (RTCC Month and Day Value)         NVMCON (Flash Memory Control)         NVMCON (Islash Memory Control)         OCxCON1 (Output Compare x Control 1)         OCxCON2 (Output Compare x Control 2)         OSCCON (Oscillator Control)         OSCTUN (FRC Oscillator Tune)         PADCFG1 (Pad Configuration Control)         RCFGCAL (RTCC Calibration         and Configuration)         REFOCON (Reference Oscillator Control)	103 104 105 106 192 191 59 64 157 159 117 120 176 187 70 123
IPC7 (Interrupt Priority Control 7) IPC8 (Interrupt Priority Control 8) IPC9 (Interrupt Priority Control 9) MINSEC (RTCC Minutes and Seconds Value) MTHDY (RTCC Month and Day Value) NVMCON (Flash Memory Control) NVMCON (Islash Memory Control) OCxCON1 (Output Compare x Control 1) OCxCON2 (Output Compare x Control 2) OSCCON (Oscillator Control) OSCTUN (FRC Oscillator Tune) PADCFG1 (Pad Configuration Control) RCFGCAL (RTCC Calibration and Configuration) REFOCON (Reference Oscillator Control) RTCCSWT (Control/Sample Window Timer)	103 104 105 106 192 191 59 64 157 159 117 120 176 187 70 123 195
IPC7 (Interrupt Priority Control 7)         IPC8 (Interrupt Priority Control 8)         IPC9 (Interrupt Priority Control 9)         MINSEC (RTCC Minutes and Seconds Value)         MTHDY (RTCC Month and Day Value)         NVMCON (Flash Memory Control)         NVMCON (Islash Memory Control)         OCxCON1 (Output Compare x Control 1)         OCxCON2 (Output Compare x Control 2)         OSCCON (Oscillator Control)         OSCTUN (FRC Oscillator Tune)         PADCFG1 (Pad Configuration Control)         RCFGCAL (RTCC Calibration         and Configuration)         REFOCON (Reference Oscillator Control)	103 104 105 106 192 191 59 64 157 159 117 120 176 187 70 123 195 189

SPIxCON2 (SPIx Control 2)	167
SPIxSTAT (SPIx Status and Control)	164
SR (ALU STATUS)	32, 79
T1CON (Timer1 Control)	140
TxCON (Timer2/4 Control)	
TyCON (Timer3/5 Control)	145
ULPWCON (ULPWU Control)	132
UxMODE (UARTx Mode)	180
UxRXREG (UARTx Receive)	
UxSTA (UARTx Status and Control)	182
UxTXREG (UARTx Transmit)	184
WKDYHR (RTCC Weekday and Hours Value)	192
YEAR (RTCC Year Value)	191
Resets	
Brown-out Reset (BOR)	
Clock Source Selection	72
Deep Sleep BOR (DSBOR)	73
Device Times	72
RCON Flag Operation	
SFR States	
Revision History	351
RTCC	
Alarm Configuration	
Alarm Mask Settings (figure)	197
Calibration	196
Module Registers	186
Mapping	
Clock Source Selection	
Write Lock	186
Power Control	197
Source Clock	185

# S

Serial Peripheral Interface. See SPI.	
SFR Space	8
Software Simulator (MPLAB SIM)	3
Software Stack 5	1

#### Т

Timer1	. 139
Timer2/3	. 141
Timer2/3 and Timer4/5	. 141
Timing Diagrams	
A/D Conversion	. 294
Brown-out Reset Characteristics	. 281
CLKO and I/O Timing	. 279
External Clock	. 277
I <sup>2</sup> C Bus Data (Master Mode)	. 285
I <sup>2</sup> C Bus Data (Slave Mode)	. 286
I <sup>2</sup> C Bus Start/Stop Bits (Master Mode)	. 284
I <sup>2</sup> C Bus Start/Stop Bits (Slave Mode)	. 287
Input Capture x	
Output Compare x	. 283
PWM Requirements	. 283
Reset, Watchdog Timer. Oscillator Start-up Timer,	
Power-up Timer Characteristics	. 280
SPIx Master Mode (CKE = 0)	. 289
SPIx Master Mode (CKE = 1)	. 290
SPIx Slave Mode (CKE = 0)	. 291
SPIx Slave Mode (CKE = 1)	. 292
Timer1/2/3/4/5 External Clock Input	. 282
UARTx Baud Rate Generator Output	
UARTx Start Bit Edge Detection	. 288

#### Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

# QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

#### Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC<sup>32</sup> logo, rfPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2011-2013, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 978-1-62077-076-4

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.