E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	24
Program Memory Size	32KB (11K x 24)
Program Memory Type	FLASH
EEPROM Size	512 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 13x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.209", 5.30mm Width)
Supplier Device Package	28-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24f32ka302t-i-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams

	44-Pin TQFP/QFN ^(1,2,3)	Pir
		1
		2
	RB RC 8 VDD 7 VDD 7 VC 8 RB RC 8 RC 8 RC 8 RC 8 RC 8 RC 8 RC	3
	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	4
	4 4 4 4 7 4 7 4 7 4 7 4 4 4 • • • • • •	5 6
RB		7
RC	7 3 31 RA3	8
RC		9
RA RA6 or VCA RB10	7 6 PIC24FXXKA304 28 VDD 7 PIC24FXXKA304 27 RC2	10
RB1		11
RB12 RB13		12
KD I.	3 11 23 RB2	13
	RA10 RA11 RA11 RB15 VSS VSS VDD MCLR/RA5 RA1 RA1 RA1 RA1 RA1 RA1 RB1 RB1	14
	WCI	15
		16
		17
		18
		19
		20
		21
		22
		23
		24
		25
		26
		27
		28
		29
		30
		31
		32 33
		33
Legend:	Pin numbers in <b>bold</b> indicate pin	34
	function differences between PIC24FV and PIC24F devices.	35
Note 1:	Exposed pad on underside of devices.	30
NOLE 1.	is connected to Vss.	38
2:	Alternative multiplexing for SDA1	39
	(ASDA1) and SCL1 (ASCL1) when	40
	the I2CSEL Configuration bit is set.	41
3:	PIC24F32KA304 device pins have a	42
	maximum voltage of 3.6V and are not 5V tolerant.	43
		44

Pin	Pin F	eatures
Pin	PIC24FVXXKA304	PIC24FXXKA304
1	SDA1/T1CK/U1RTS/CTED4/CN21/ RB9	SDA1/T1CK/U1RTS/CTED4/CN21/ RB9
2	U1RX/CN18/RC6	U1RX/CN18/RC6
3	U1TX/CN17/RC7	U1TX/CN17/RC7
4	OC2/CN20/RC8	OC2/CN20/RC8
5	IC2/CTED7/CN19/RC9	IC2/CTED7/CN19/RC9
6	IC1/CTED3/CN9/RA7	IC1/CTED3/CN9/RA7
7	VCAP	C2OUT/OC1/CTED1/INT2/CN8/RAG
8	PGED2/SDI1/CTED11/CN16/RB10	PGED2/SDI1/CTED11/CN16/RB10
9	PGEC2/SCK1/CTED9/CN15/RB11	PGEC2/SCK1/CTED9/CN15/RB11
10	AN12/HLVDIN/CTED2/INT2/CN14/ RB12	AN12/HLVDIN/CTED2/CN14/RB12
11	AN11/SDO1/CTPLS/CN13/RB13	AN11/SDO1/CTPLS/CN13/RB13
12	OC3/CN35/RA10	OC3/CN35/RA10
13	IC3/CTED8/CN36/RA11	IC3/CTED8/CN36/RA11
14	CVREF/AN10/C3INB/RTCC/ C1OUT/OCFA/CTED5/INT1/CN12/ RB14	CVREF/AN10/C3INB/RTCC/ C1OUT/OCFA/CTED5/INT1/CN12/ RB14
15	AN9/C3INA/T3CK/T2CK/REFO/ SS1/CTED6/CN11/RB15	AN9/C3INA/T3CK/T2CK/REFO/ SS1/CTED6/CN11/RB15
16	Vss/AVss	Vss/AVss
17	Vdd/AVdd	Vdd/AVdd
18	MCLR/Vpp/RA5	MCLR/VPP/RA5
19	VREF+/CVREF+/AN0/C3INC/ CTED1/CN2/RA0	VREF+/CVREF+/AN0/C3INC/CN2/ RA0
20	CVREF-/VREF-/AN1/CN3/RA1	CVREF-/VREF-/AN1/CN3/RA1
21	PGED1/AN2/ULPWU/CTCMP/ C1IND/C2INB/C3IND/U2TX/CN4/RB0	PGED1/AN2/ULPWU/CTCMP/C1IND C2INB/C3IND/U2TX/CN4/RB0
22	PGEC1/AN3/C1INC/C2INA/U2RX/ CTED12/CN5/RB1	PGEC1/AN3/C1INC/C2INA/U2RX/ CTED12/CN5/RB1
23	AN4/C1INB/C2IND/SDA2/T5CK/ T4CK/CTED13/CN6/RB2	AN4/C1INB/C2IND/SDA2/T5CK/ T4CK/CTED13/CN6/RB2
24	AN5/C1INA/C2INC/SCL2/CN7/ RB3	AN5/C1INA/C2INC/SCL2/CN7/RB3
25	AN6/CN32/RC0	AN6/CN32/RC0
26	AN7/CN31/RC1	AN7/CN31/RC1
27	AN8/CN10/RC2	AN8/CN10/RC2
28	VDD	VDD
29	Vss	Vss
30	OSCI/AN13/CLKI/CN30/RA2	OSCI/AN13/CLKI/CN30/RA2
31	OSCO/AN14/CLKO/CN29/RA3	OSCO/AN14/CLKO/CN29/RA3
32	OCFB/CN33/RA8	OCFB/CN33/RA8
33	SOSCI/AN15/U2RTS/CN1/RB4	SOSCI/AN15/U2RTS/CN1/RB4
34	SOSCO/SCLKI/U2CTS/CN0/RA4	SOSCO/SCLKI/U2CTS/CN0/RA4
35	SS2/CN34/RA9	SS2/CN34/RA9
36	SDI2/CN28/RC3	SDI2/CN28/RC3
37	SDO2/CN25/RC4	SDO2/CN25/RC4
38	SCK2/CN26/RC5	SCK2/CN26/RC5
39	Vss	Vss
40	VDD	VDD
41	PGED3/ASDA1 ⁽²⁾ /CN27/RB5	PGED3/ASDA1 ⁽²⁾ /CN27/RB5
42	PGEC3/ASCL1 ⁽²⁾ /CN24/RB6	PGEC3/ASCL1 ⁽²⁾ /CN24/RB6
43	C2OUT/OC1/INT0/CN23/RB7	INT0/CN23/RB7
44	SCL1/U1CTS/C3OUT/CTED10/ CN22/RB8	SCL1/U1CTS/C3OUT/CTED10/ CN22/RB8

#### REGISTER 3-2: CORCON: CPU CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	U-0	R/C-0, HSC	R/W-0	U-0	U-0
—	—			IPL3 ⁽¹⁾	PSV	—	_
bit 7							bit 0

Legend:	HSC = Hardware Settable/0	HSC = Hardware Settable/Clearable bit							
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'						
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown						

bit 15-4	Unimplemented: Read as '0'
bit 3	IPL3: CPU Interrupt Priority Level Status bit ⁽¹⁾
	<ul> <li>1 = CPU Interrupt Priority Level is greater than 7</li> <li>0 = CPU Interrupt Priority Level is 7 or less</li> </ul>
bit 2	<b>PSV:</b> Program Space Visibility in Data Space Enable bit
	1 = Program space is visible in data space
	0 = Program space is not visible in data space
bit 1-0	Unimplemented: Read as '0'

**Note 1:** User interrupts are disabled when IPL3 = 1.

### 3.3 Arithmetic Logic Unit (ALU)

The PIC24F ALU is 16 bits wide and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise mentioned, arithmetic operations are 2's complement in nature. Depending on the operation, the ALU may affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV) and Digit Carry (DC) Status bits in the SR register. The C and DC Status bits operate as Borrow and Digit Borrow bits, respectively, for subtraction operations.

The ALU can perform 8-bit or 16-bit operations, depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array, or data memory, depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location.

The PIC24F CPU incorporates hardware support for both multiplication and division. This includes a dedicated hardware multiplier and support hardware division for 16-bit divisor.

#### 3.3.1 MULTIPLIER

The ALU contains a high-speed, 17-bit x 17-bit multiplier. It supports unsigned, signed or mixed sign operation in several multiplication modes:

- 16-bit x 16-bit signed
- 16-bit x 16-bit unsigned
- 16-bit signed x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit unsigned
- 16-bit unsigned x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit signed
- 8-bit unsigned x 8-bit unsigned

TABLE 4-6: TIM	ER REGISTER MAP
----------------	-----------------

	•••																	
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TMR1	0100	TMR1												0000				
PR1	0102	PR1												FFFF				
T1CON	0104	TON	_	TSIDL	_	_	—	T1ECS1	T1ECS0		TGATE	TCKPS1	TCKPS0	_	TSYNC	TCS	—	0000
TMR2	0106	TMR2												0000				
TMR3HLD	0108		TMR3HLD												0000			
TMR3	010A		TMR3											0000				
PR2	010C	PR2										0000						
PR3	010E								P	R3								FFFF
T2CON	0110	TON	_	TSIDL	_	—		_			TGATE	TCKPS1	TCKPS0	T32	_	TCS		FFFF
T3CON	0112	TON	_	TSIDL	_	_	_	_	_	_	TGATE	TCKPS1	TCKPS0	_	_	TCS	—	0000
TMR4	0114				•	•	•		TN	1R4		•					•	0000
TMR5HLD	0116								TMR	5HLD								0000
TMR5	0118								ΤN	1R5								0000
PR4	011A								P	R4								FFFF
PR5	011C	PR5									FFFF							
T4CON	011E	TON	_	TSIDL		_		_		_	TGATE	TCKPS1	TCKPS0	T45	_	TCS		0000
T5CON	0120	TON	_	TSIDL	—	_		_	_	_	TGATE	TCKPS1	TCKPS0	—	_	TCS	_	0000
Legend: _	_ = unimr		read as '0'	Reset valu	Ins are show	vn in hever	lecimal				•	•				•		

**Legend:** — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### **TABLE 4-7**: INPUT CAPTURE REGISTER MAP

Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
0140	_	_	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	—	—	—	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
0142	—	_	_	_	_	_	—	IC32	ICTRIG	TRIGSTAT	_	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
0144	IC1BUF												0000				
0146	IC1TMR											XXXX					
0148	-	_	ICSIDL	IC2TSEL2	IC2TSEL1	IC2TSEL0	_	_	_	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
014A	-	_	—	_	_	_	_	IC32	ICTRIG	TRIGSTAT	_	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
014C									IC2BU	F							0000
014E									IC2TM	R							xxxx
0150	-	_	ICSIDL	IC3TSEL2	IC3TSEL1	IC3TSEL0	_	_	_	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
0152	_	_	—	_	_	_	_	IC32	ICTRIG	TRIGSTAT		SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
0154									IC3BU	F							0000
0156		IC3TMR										XXXX					
	0140 0142 0144 0146 0148 014A 014C 014C 014C 0150 0152 0152	0142            0144            0146            0148            0144            0145            0146            0147            0148            0140            0141            0142            0145            0150            0152            0154	0140         —         —           0142         —         —           0144         —         —           0146         —         —           0148         —         —           0148         —         —           0140         —         —           0141         —         —           0142         —         —           0144         —         —           0145         —         —           0146         —         —           0147         —         —           0148         —         —           0149         —         —           0140         —         —           01414         —         —           0150         —         —           0152         —         —           0154         —         —	ICSIDL           0140         —         —         ICSIDL           0142         —         —         —           0144         —         —         —           0144         —         —         —           0146         —         —         ICSIDL           0148         —         —         ICSIDL           0144         —         —         —           0145         —         —         —           0146         —         —         —           0147         —         —         —           0148         —         —         —         —           0142         —         —         —         —           0142         —         —         —         —           0150         —         —         —         —           0152         —         —         —         —           0154         —         —         —         —	ICSIDL         ICTSEL2           0140         —         —         ICSIDL         ICTSEL2           0142         —         —         —         —         —           0144         —         —         —         —         —         —           0144         —         —         ICSIDL         IC2TSEL2           0148         —         —         ICSIDL         IC2TSEL2           014A         —         —         —         —           014C         —         —         —         —           014E         —         —         ICSIDL         IC3TSEL2           0145         —         —         —         —           0150         —         —         ICSIDL         IC3TSEL2           0152         —         —         —         —           0154         —         —         —         —	Image: Normal System         Image: No	ICSIDL         ICTSEL2         ICTSEL1         ICTSEL0           0140          ICSIDL         ICTSEL2         ICTSEL1         ICTSEL0           0142                0144           ICTSEL2         ICTSEL1         ICTSEL0           0144                0146          ICSIDL         IC2TSEL2         IC2TSEL1         IC2TSEL0           0148                0144           IC2TSEL2         IC2TSEL1         IC2TSEL0           014A                014C                014C           IC3TSEL2         IC3TSEL1         IC3TSEL0           0150                 0152                  0154 <td< td=""><td>Image: Normal System         Image: No</td><td>1 $1$ $1$<td>- $-$<td>0140ICSIDLICTSEL2ICTSEL1ICTSEL0ICS2ICTRIGTRIGSTAT0142ICIC32ICTRIGTRIGSTAT0144ICSIDLIC2TSEL2IC2TSEL1IC2TSEL0ICSIDLIC110148ICSIDLIC2TSEL2IC2TSEL1IC2TSEL0IC110148ICSIDLIC2TSEL2IC2TSEL1IC2TSEL0IC110144IC11IC13IC140145IC2TSEL1IC3TSEL0IC110150ICSIDLIC3TSEL2IC3TSEL1IC3TSEL0IC132ICTRIGTRIGSTAT0150ICSIDLIC3TSEL2IC3TSEL1IC3TSEL0IC14IC140152IC32ICTRIGTRIGSTAT0154IC32ICTRIGTRIGSTAT</td><td>0140$-$ICSIDLICTSEL2ICTSEL1ICTSEL0$-$ICI1ICI00142$-$&lt;</td><td>0140ICSIDLICTSEL2ICTSEL1ICTSEL0ICIICI0ICOV0142ICTSEL2ICTSEL1ICTSEL0ICTRIGTRIGSTATSYNCSEL40144IC32ICTRIGTRIGSTATSYNCSEL40146ICSIDLIC2TSEL2IC2TSEL1IC2TSEL0IC11ICI0ICOV0148ICSIDLIC2TSEL2IC2TSEL1IC2TSEL0IC11ICI0ICOV0144IC32ICTRIGTRIGSTATSYNCSEL40144IC2BUFIC2TSEL4IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5</td></td></td></td<> <td>0140ICSIDLICTSEL2ICTSEL1ICTSEL0ICI1ICI0ICOVICBNE0142IC32ICTRIGTRIGSTATSYNCSEL4SYNCSEL30144IC32ICTRIGTRIGSTATSYNCSEL4SYNCSEL30144IC32ICTRIGTRIGSTATSYNCSEL4SYNCSEL30146IC11ICI0ICOVICBNE0148ICSIDLIC2TSEL2IC2TSEL1IC2TSEL0IC32ICTRIGTRIGSTATSYNCSEL4SYNCSEL30144IC32ICTRIGTRIGSTATSYNCSEL4SYNCSEL30144IC32ICTRIGTRIGSTATSYNCSEL4SYNCSEL30145IC32ICTRIGTRIGSTATSYNCSEL4SYNCSEL30154IC31IC10ICOVICBNE0154IC33ICTRIGTRIGSTATSYNCSEL4SYNCSEL3</td> <td>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart<math>underschwart$unde$</math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></math></td> <td>Image: Normal Section of the sectio</td> <td>Ale         Ale         Ale</td>	Image: Normal System         Image: No	1 $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ <td>- $-$<td>0140ICSIDLICTSEL2ICTSEL1ICTSEL0ICS2ICTRIGTRIGSTAT0142ICIC32ICTRIGTRIGSTAT0144ICSIDLIC2TSEL2IC2TSEL1IC2TSEL0ICSIDLIC110148ICSIDLIC2TSEL2IC2TSEL1IC2TSEL0IC110148ICSIDLIC2TSEL2IC2TSEL1IC2TSEL0IC110144IC11IC13IC140145IC2TSEL1IC3TSEL0IC110150ICSIDLIC3TSEL2IC3TSEL1IC3TSEL0IC132ICTRIGTRIGSTAT0150ICSIDLIC3TSEL2IC3TSEL1IC3TSEL0IC14IC140152IC32ICTRIGTRIGSTAT0154IC32ICTRIGTRIGSTAT</td><td>0140$-$ICSIDLICTSEL2ICTSEL1ICTSEL0$-$ICI1ICI00142$-$&lt;</td><td>0140ICSIDLICTSEL2ICTSEL1ICTSEL0ICIICI0ICOV0142ICTSEL2ICTSEL1ICTSEL0ICTRIGTRIGSTATSYNCSEL40144IC32ICTRIGTRIGSTATSYNCSEL40146ICSIDLIC2TSEL2IC2TSEL1IC2TSEL0IC11ICI0ICOV0148ICSIDLIC2TSEL2IC2TSEL1IC2TSEL0IC11ICI0ICOV0144IC32ICTRIGTRIGSTATSYNCSEL40144IC2BUFIC2TSEL4IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5</td></td>	- $                                                                                               -$ <td>0140ICSIDLICTSEL2ICTSEL1ICTSEL0ICS2ICTRIGTRIGSTAT0142ICIC32ICTRIGTRIGSTAT0144ICSIDLIC2TSEL2IC2TSEL1IC2TSEL0ICSIDLIC110148ICSIDLIC2TSEL2IC2TSEL1IC2TSEL0IC110148ICSIDLIC2TSEL2IC2TSEL1IC2TSEL0IC110144IC11IC13IC140145IC2TSEL1IC3TSEL0IC110150ICSIDLIC3TSEL2IC3TSEL1IC3TSEL0IC132ICTRIGTRIGSTAT0150ICSIDLIC3TSEL2IC3TSEL1IC3TSEL0IC14IC140152IC32ICTRIGTRIGSTAT0154IC32ICTRIGTRIGSTAT</td> <td>0140$-$ICSIDLICTSEL2ICTSEL1ICTSEL0$-$ICI1ICI00142$-$&lt;</td> <td>0140ICSIDLICTSEL2ICTSEL1ICTSEL0ICIICI0ICOV0142ICTSEL2ICTSEL1ICTSEL0ICTRIGTRIGSTATSYNCSEL40144IC32ICTRIGTRIGSTATSYNCSEL40146ICSIDLIC2TSEL2IC2TSEL1IC2TSEL0IC11ICI0ICOV0148ICSIDLIC2TSEL2IC2TSEL1IC2TSEL0IC11ICI0ICOV0144IC32ICTRIGTRIGSTATSYNCSEL40144IC2BUFIC2TSEL4IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5</td>	0140ICSIDLICTSEL2ICTSEL1ICTSEL0ICS2ICTRIGTRIGSTAT0142ICIC32ICTRIGTRIGSTAT0144ICSIDLIC2TSEL2IC2TSEL1IC2TSEL0ICSIDLIC110148ICSIDLIC2TSEL2IC2TSEL1IC2TSEL0IC110148ICSIDLIC2TSEL2IC2TSEL1IC2TSEL0IC110144IC11IC13IC140145IC2TSEL1IC3TSEL0IC110150ICSIDLIC3TSEL2IC3TSEL1IC3TSEL0IC132ICTRIGTRIGSTAT0150ICSIDLIC3TSEL2IC3TSEL1IC3TSEL0IC14IC140152IC32ICTRIGTRIGSTAT0154IC32ICTRIGTRIGSTAT	0140 $ -$ ICSIDLICTSEL2ICTSEL1ICTSEL0 $   -$ ICI1ICI00142 $                                                                                                                                                        -$ <	0140ICSIDLICTSEL2ICTSEL1ICTSEL0ICIICI0ICOV0142ICTSEL2ICTSEL1ICTSEL0ICTRIGTRIGSTATSYNCSEL40144IC32ICTRIGTRIGSTATSYNCSEL40146ICSIDLIC2TSEL2IC2TSEL1IC2TSEL0IC11ICI0ICOV0148ICSIDLIC2TSEL2IC2TSEL1IC2TSEL0IC11ICI0ICOV0144IC32ICTRIGTRIGSTATSYNCSEL40144IC2BUFIC2TSEL4IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5IC2TSEL5	0140ICSIDLICTSEL2ICTSEL1ICTSEL0ICI1ICI0ICOVICBNE0142IC32ICTRIGTRIGSTATSYNCSEL4SYNCSEL30144IC32ICTRIGTRIGSTATSYNCSEL4SYNCSEL30144IC32ICTRIGTRIGSTATSYNCSEL4SYNCSEL30146IC11ICI0ICOVICBNE0148ICSIDLIC2TSEL2IC2TSEL1IC2TSEL0IC32ICTRIGTRIGSTATSYNCSEL4SYNCSEL30144IC32ICTRIGTRIGSTATSYNCSEL4SYNCSEL30144IC32ICTRIGTRIGSTATSYNCSEL4SYNCSEL30145IC32ICTRIGTRIGSTATSYNCSEL4SYNCSEL30154IC31IC10ICOVICBNE0154IC33ICTRIGTRIGSTATSYNCSEL4SYNCSEL3	underschwart $underschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunderschwartunde$	Image: Normal Section of the sectio	Ale         Ale

PIC24FV32KA304 FAMILY

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

### 8.3 Interrupt Control and Status Registers

The PIC24FV32KA304 family of devices implements a total of 23 registers for the interrupt controller:

- INTCON1
- INTCON2
- · IFS0, IFS1, IFS3 and IFS4
- · IEC0, IEC1, IEC3 and IEC4
- IPC0 through IPC5, IPC7 and IPC15 through IPC19
- INTTREG

Global Interrupt Enable (GIE) control functions are controlled from INTCON1 and INTCON2. INTCON1 contains the Interrupt Nesting Disable (NSTDIS) bit, as well as the control and status flags for the processor trap sources. The INTCON2 register controls the external interrupt request signal behavior and the use of the AIVT.

The IFSx registers maintain all of the interrupt request flags. Each source of interrupt has a status bit, which is set by the respective peripherals, or external signal, and is cleared via software.

The IECx registers maintain all of the interrupt enable bits. These control bits are used to individually enable interrupts from the peripherals or external signals.

The IPCx registers are used to set the Interrupt Priority Level (IPL) for each source of interrupt. Each user interrupt source can be assigned to one of eight priority levels. The INTTREG register contains the associated interrupt vector number and the new CPU Interrupt Priority Level, which are latched into the Vector Number (VECNUM<6:0>) and the Interrupt Level (ILR<3:0>) bit fields in the INTTREG register. The new Interrupt Priority Level is the priority of the pending interrupt.

The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the same sequence listed in Table 8-2. For example, the INT0 (External Interrupt 0) is depicted as having a vector number and a natural order priority of 0. The INT0IF status bit is found in IFS0<0>, the INT0IE enable bit in IEC0<0> and the INT0IP<2:0> priority bits are in the first position of IPC0 (IPC0<2:0>).

Although they are not specifically part of the interrupt control hardware, two of the CPU Control registers contain bits that control interrupt functionality. The ALU STATUS Register (SR) contains the IPL<2:0> bits (SR<7:5>). These indicate the current CPU Interrupt Priority Level. The user may change the current CPU Interrupt Priority Level by writing to the IPLx bits.

The CORCON register contains the IPL3 bit, which together with IPL<2:0>, also indicates the current CPU Interrupt Priority Level. IPL3 is a read-only bit so that the trap events cannot be masked by the user's software.

All Interrupt registers are described in Register 8-1 through Register 8-33, in the following sections.

#### REGISTER 8-1: SR: ALU STATUS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R-0, HSC
—	—	—	—	—	—	—	DC ⁽¹⁾
bit 15							bit 8

R/W-0, HSC	R/W-0, HSC	R/W-0, HSC	R-0, HSC	R/W-0, HSC	R/W-0, HSC	R/W-0, HSC	R/W-0, HSC
IPL2 ^(2,3)	IPL1 ^(2,3)	IPL0 ^(2,3)	RA ⁽¹⁾	N ⁽¹⁾	OV ⁽¹⁾	Z ⁽¹⁾	C ⁽¹⁾
bit 7							bit 0

Legend:	HSC = Hardware Settable/Clearable bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-9 Unimplemented: Read as '0'

bit 7 5	IPL<2:0>: CPU Interrupt Priority Level	Status hits (2,3)
bit 7-5	<b>IPL&lt;2:0&gt;:</b> CPU Interrupt Priority Level	Status Dits

- 111 = CPU Interrupt Priority Level is 7 (15); user interrupts are disabled
  - 110 = CPU Interrupt Priority Level is 6 (14)
  - 101 = CPU Interrupt Priority Level is 5 (13)
  - 100 = CPU Interrupt Priority Level is 4 (12)
  - 011 = CPU Interrupt Priority Level is 3 (11)
  - 010 = CPU Interrupt Priority Level is 2 (10)
  - 001 = CPU Interrupt Priority Level is 1 (9)
  - 000 = CPU Interrupt Priority Level is 0 (8)
- Note 1: See Register 3-1 for the description of these bits, which are not dedicated to interrupt control functions.
  - 2: The IPL<2:0> bits are concatenated with the IPL3 bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the Interrupt Priority Level if IPL3 = 1.
  - **3:** The IPLx Status bits are read-only when NSTDIS (INTCON1<15>) = 1.

Note: Bit 8 and bits 4 through 0 are described in Section 3.0 "CPU".

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0		
		CTMUIE	_	_	_	_	HLVDIE		
bit 15							bit 8		
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	U-0		
—		_	—	CRCIE	<b>U2ERIE</b>	U1ERIE	—		
bit 7							bit C		
Legend:									
R = Readab	le bit	W = Writable b	oit	U = Unimplem	nented bit, read	d as '0'			
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown		
bit 15-14	Unimpleme	nted: Read as '0	3						
bit 13	CTMUIE: C	TMU Interrupt En	able bit						
		t request is enable							
L:400	•	t request is not er							
bit 12-9	•	nted: Read as '0							
bit 8		gh/Low-Voltage D t request is enable		t Enable bit					
		t request is enable							
bit 7-4	-	nted: Read as '0							
bit 3	-	CRCIE: CRC Generator Interrupt Enable bit							
		1 = Interrupt request is enabled							
	0 = Interrupt	0 = Interrupt request is not enabled							
bit 2	U2ERIE: UA	U2ERIE: UART2 Error Interrupt Enable bit							
1 = Interrupt request is enabled									
	•	0 = Interrupt request is not enabled							
		U1ERIE: UART1 Error Interrupt Enable bit							
bit 1			•						
bit 1	1 = Interrupt	t request is enable t request is not er	ed						

### REGISTER 9-1: OSCCON: OSCILLATOR CONTROL REGISTER (CONTINUED)

bit 7	CLKLOCK: Clock Selection Lock Enabled bit	
	If FSCM is enabled (FCKSM1 = <u>1):</u>	
	1 = Clock and PLL selections are locked	
	0 = Clock and PLL selections are not locked and may be modified by setting the OSWEN bit	
	If FSCM is disabled (FCKSM1 = 0):	
	Clock and PLL selections are never locked and may be modified by setting the OSWEN bit.	
bit 6	Unimplemented: Read as '0'	
bit 5	LOCK: PLL Lock Status bit ⁽²⁾	
	1 = PLL module is in lock or PLL module start-up timer is satisfied	
	0 = PLL module is out of lock, PLL start-up timer is running or PLL is disabled	
bit 4	Unimplemented: Read as '0'	
bit 3	CF: Clock Fail Detect bit	
	1 = FSCM has detected a clock failure	
	0 = No clock failure has been detected	
bit 2	SOSCDRV: Secondary Oscillator Drive Strength bit ⁽³⁾	
	1 = High-power SOSC circuit is selected	
	0 = Low/high-power select is done via the SOSCSRC Configuration bit	
bit 1	SOSCEN: 32 kHz Secondary Oscillator (SOSC) Enable bit	
	1 = Enables the secondary oscillator	
	0 = Disables the secondary oscillator	
bit 0	OSWEN: Oscillator Switch Enable bit	
	1 = Initiates an oscillator switch to the clock source specified by the NOSC<2:0> bits	
	0 = Oscillator switch is complete	
Note 1:	Reset values for these bits are determined by the FNOSCx Configuration bits.	

- 2: This bit also resets to '0' during any valid clock switch or whenever a non-PLL Clock mode is selected.
  - **3:** When SOSC is selected to run from a digital clock input, rather than an external crystal (SOSCSRC = 0), this bit has no effect.

## **REGISTER 10-1:** DSCON: DEEP SLEEP CONTROL REGISTER⁽¹⁾

	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
bit 15 bit 8	DSEN	—	—	—	—	—	—	RTCCWDIS
	bit 15							bit 8


U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/C-0, HS
—	—	—	—	—	ULPWUDIS	DSBOR ⁽²⁾	RELEASE
bit 7							bit 0

Legend:	C = Clearable bit	HS = Hardware Settable bit	
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	DSEN: Deep Sleep Enable bit
	1 = Enters Deep Sleep on execution of PWRSAV #0
	0 = Enters normal Sleep on execution of PWRSAV #0
bit 14-9	Unimplemented: Read as '0'
bit 8	RTCCWDIS: RTCC Wake-up Disable bit
	1 = Wake-up from Deep Sleep with RTCC disabled
	0 = Wake-up from Deep Sleep with RTCC enabled
bit 7-3	Unimplemented: Read as '0'
bit 2	ULPWUDIS: ULPWU Wake-up Disable bit
	1 = Wake-up from Deep Sleep with ULPWU disabled
	0 = Wake-up from Deep Sleep with ULPWU enabled
bit 1	DSBOR: Deep Sleep BOR Event bit ⁽²⁾
	1 = The DSBOR was active and a BOR event was detected during Deep Sleep
	0 = The DSBOR was not active or was active but did not detect a BOR event during Deep Sleep
bit 0	RELEASE: I/O Pin State Release bit
	<ul> <li>1 = Upon waking from Deep Sleep, I/O pins maintain their previous states to Deep Sleep entry</li> <li>0 = Release I/O pins from their state previous to Deep Sleep entry, and allow their respective TRISx and LATx bits to control their states</li> </ul>
Note 1:	All register bits are only reset in the case of a POR event outside of Deep Sleep mode.

2: Unlike all other events, a Deep Sleep BOR event will NOT cause a wake-up from Deep Sleep; this re-arms POR.

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
TON	_	TSIDL				_	_			
bit 15		1					bit			
U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0			
	TGATE	TCKPS1	TCKPS0	T32 ⁽¹⁾	_	TCS	—			
bit 7							bit			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkno	own			
bit 15	TON: Timerx	On hit								
	When TxCON									
	1 = Starts 32	-bit Timerx/y								
	0 = Stops 32	-								
	<u>When TxCON</u> 1 = Starts 16									
	0 = Stops 16									
bit 14	Unimplemented: Read as '0'									
bit 13	TSIDL: Timerx Stop in Idle Mode bit									
		ues module op s module opera		evice enters Id de	le mode					
bit 12-7	Unimplemented: Read as '0'									
bit 6	TGATE: Timerx Gated Time Accumulation Enable bit									
	$\frac{\text{When TCS} = 1}{\text{This bit is imposed}}$									
	This bit is ignored. <u>When TCS = 0:</u>									
	1 = Gated time accumulation is enabled									
	0 = Gated time accumulation is disabled									
bit 5-4	TCKPS<1:0>	: Timerx Input	Clock Prescale	e Select bits						
	11 = 1:256 10 = 1:64									
	01 = 1:8									
	00 = 1:1									
bit 3		mer Mode Sele								
				er5 form a singl er5 act as two 1						
bit 2	Unimplemen	ted: Read as '	0'							
bit 1	TCS: Timerx	Clock Source S	Select bit							
		clock from pin clock (Fosc/2)	, TxCK (on the	rising edge)						
			0'							
bit 0	Unimplemen	ted: Read as '	0							



#### FIGURE 15-1: OUTPUT COMPARE x BLOCK DIAGRAM (16-BIT MODE)

### REGISTER 16-1: SPIx STAT: SPIx STATUS AND CONTROL REGISTER (CONTINUED)

- bit 1 SPITBF: SPIx Transmit Buffer Full Status bit
  - 1 = Transmit has not yet started, SPIxTXB is full
  - 0 = Transmit has started, SPIxTXB is empty

In Standard Buffer mode:

Automatically set in hardware when the CPU writes the SPIxBUF location, loading SPIxTXB. Automatically cleared in hardware when the SPIx module transfers data from SPIxTXB to SPIxSR.

#### In Enhanced Buffer mode:

Automatically set in hardware when the CPU writes the SPIxBUF location, loading the last available buffer location. Automatically cleared in hardware when a buffer location is available for a CPU write.

#### bit 0 SPIRBF: SPIx Receive Buffer Full Status bit

- 1 = Receive is complete, SPIxRXB is full
- 0 = Receive is not complete, SPIxRXB is empty

#### In Standard Buffer mode:

Automatically set in hardware when the SPIx transfers data from the SPIxSR to SPIxRXB. Automatically cleared in hardware when the core reads the SPIxBUF location, reading SPIxRXB.

#### In Enhanced Buffer mode:

Automatically set in hardware when SPIx transfers data from SPIxSR to buffer, filling the last unread buffer location. Automatically cleared in hardware when a buffer location is available for a transfer from SPIxSR.

### REGISTER 17-1: I2CxCON: I2Cx CONTROL REGISTER (CONTINUED)

bit 5	ACKDT: Acknowledge Data bit (when operating as I ² C master; applicable during master receive)
	Value that will be transmitted when the software initiates an Acknowledge sequence. 1 = Sends NACK during Acknowledge 0 = Sends ACK during Acknowledge
bit 4	<b>ACKEN:</b> Acknowledge Sequence Enable bit (when operating as I ² C master; applicable during master receive)
	<ul> <li>1 = Initiates the Acknowledge sequence on the SDAx and SCLx pins, and transmits the ACKDT data bit; hardware is clear at the end of the master Acknowledge sequence</li> <li>0 = Acknowledge sequence is not in progress</li> </ul>
bit 3	<b>RCEN:</b> Receive Enable bit (when operating as I ² C master)
	<ul> <li>1 = Enables Receive mode for I²C; hardware is clear at the end of the eighth bit of the master receive data byte</li> <li>0 = Receive sequence is not in progress</li> </ul>
bit 2	<b>PEN:</b> Stop Condition Enable bit (when operating as $I^2C$ master)
~	1 = Initiates Stop condition on SDAx and SCLx pins; hardware is clear at end of master Stop sequence 0 = Stop condition is not in progress
bit 1	<b>RSEN:</b> Repeated Start Condition Enable bit (when operating as I ² C master)
	1 = Initiates Repeated Start condition on SDAx and SCLx pins; hardware is clear at the end of the master Repeated Start sequence
	0 = Repeated Start condition is not in progress
bit 0	SEN: Start Condition Enable bit (when operating as I ² C master)
	<ul> <li>1 = Initiates Start condition on SDAx and SCLx pins; hardware is clear at the end of the master Start sequence</li> </ul>
	$\circ = 0$ text condition is not in pressure.

0 = Start condition is not in progress

R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0 ⁽²⁾	R/W-0 ⁽²⁾
UARTEN	_	USIDL	IREN ⁽¹⁾	RTSMD		UEN1	UEN0
bit 15		· · ·					bit 8
R/C-0, HC	R/W-0	R/W-0, HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL1	PDSEL0	STSEL
bit 7							bit 0
Legend:		C = Clearable			re Clearable bi		
R = Readabl		W = Writable b	it		nented bit, read		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	IOWN
64.4F							
bit 15		RTx Enable bit		apperalled by I			0
		s enabled: All U/ s disabled: All U					
bit 14	_	ted: Read as '0	,				
bit 13	-	Tx Stop in Idle M					
		ues module ope		he device ente	rs Idle mode		
		s module opera					
bit 12		Encoder and De					
		oder and decode					
bit 11		le Selection for					
		in is in Simplex		L			
		in is in Flow Co					
bit 10	Unimplemen	ted: Read as '0	,				
bit 9-8	UEN<1:0>: U	ARTx Enable bi	ts ⁽²⁾				
	10 = UxTX, 01 = UxTX,	UxRX and UxB0 UxRX, UxCTS a UxRX and UxR1 Ind UxRX pins a ches	nd UxRTS pir	ns are enabled habled and use	and used d; UxCTS pin is	controlled by	port latches
bit 7	WAKE: Wake	-up on Start Bit	Detect During	g Sleep Mode E	nable bit		
	cleared in	vill continue to a n hardware on th -up is enabled			upt is generate	ed on the fallin	ig edge, bit is
bit 6		RTx Loopback	Mode Select I	nit			
Sito	1 = Enables	Loopback mode k mode is disabl					
bit 5	-	-Baud Enable b					
	cleared in	baud rate meas n hardware upor e measurement	n completion		er – requires re	ception of a Sy	nc field (55h);
bit 4		ive Polarity Inve		•			
	1 = UxRX Idl 0 = UxRX Idl	e state is '0'					
	his feature is is on the bit availability	-		-	l = 0).		

### REGISTER 18-1: UxMODE: UARTx MODE REGISTER

R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1				
MCLRE ⁽²⁾	BORV1 ⁽³⁾	BORV0 ⁽³⁾	I2C1SEL ⁽¹⁾	PWRTEN	RETCFG ⁽¹⁾	BOREN1	BOREN0				
bit 7							bit (				
Legend:											
R = Reada	able bit	P = Programr	nable bit	U = Unimplen	nented bit, read	as '0'					
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown				
			··(2)								
bit 7		R Pin Enable b		iaablad							
		is enabled; RA pin is enabled;									
bit 6-5		Brown-out Rese									
		ut Reset is set t									
	10 <b>= Brown-o</b>			0							
		ut Reset is set t	•	•	»••••••••••						
		e protection on		a – "zero powe	r" is selected						
bit 4		ernate I2C1 Pin									
		cation for SCL1, ocation for SCL									
bit 3		wer-up Timer E	•								
	1 = PWRT is e	enabled									
	0 = PWRT is c	disabled									
bit 2		ention Regulate		ו bit ⁽¹⁾							
		Regulator is no					0				
		•		-	RETEN bit (RCO	N<12>) during	Sleep				
oit 1-0		: Brown-out Re			tio dia abla d						
		ut Reset is enab it Reset is enab			and disabled in S	Sleen [:] SBOREN	l bit is disabled				
		ut Reset is cont									
	00 <b>= Brown-o</b>	ut Reset is disa	bled in hardwa	re; SBOREN bi	t is disabled						
Note 1:	This setting only devices.	This setting only applies to the "FV" devices. This bit is reserved and should be maintained as '1' on "F"									
2:	The MCLRE fus user from accide	entally locking o	out the device f	rom the low-vo	ltage test entry.	ode entry. This	prevents a				
3:	Refer to Sectio										

Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
ADD	ADD	f	f = f + WREG	1	1	C, DC, N, OV, Z
	ADD	f,WREG	WREG = f + WREG	1	1	C, DC, N, OV, Z
	ADD	#lit10,Wn	Wd = lit10 + Wd	1	1	C, DC, N, OV, Z
	ADD	Wb,Ws,Wd	Wd = Wb + Ws	1	1	C, DC, N, OV, Z
	ADD	Wb,#lit5,Wd	Wd = Wb + lit5	1	1	C, DC, N, OV, Z
ADDC	ADDC	f	f = f + WREG + (C)	1	1	C, DC, N, OV, Z
	ADDC	f,WREG	WREG = f + WREG + (C)	1	1	C, DC, N, OV, Z
	ADDC	#lit10,Wn	Wd = lit10 + Wd + (C)	1	1	C, DC, N, OV, Z
	ADDC	Wb,Ws,Wd	Wd = Wb + Ws + (C)	1	1	C, DC, N, OV, Z
	ADDC	Wb,#lit5,Wd	Wd = Wb + Iit5 + (C)	1	1	C, DC, N, OV, Z
AND	AND	f	f = f .AND. WREG	1	1	N, Z
	AND	f,WREG	WREG = f .AND. WREG	1	1	N, Z
	AND	#lit10,Wn	Wd = lit10 .AND. Wd	1	1	N, Z
	AND	Wb,Ws,Wd	Wd = Wb .AND. Ws	1	1	N, Z
	AND	Wb,#lit5,Wd	Wd = Wb .AND. lit5	1	1	N, Z
ASR	ASR	f	f = Arithmetic Right Shift f	1	1	C, N, OV, Z
	ASR	f,WREG	WREG = Arithmetic Right Shift f	1	1	C, N, OV, Z
	ASR	Ws,Wd	Wd = Arithmetic Right Shift Ws	1	1	C, N, OV, Z
	ASR	Wb,Wns,Wnd	Wnd = Arithmetic Right Shift Wb by Wns	1	1	N, Z
	ASR	Wb,#lit5,Wnd	Wnd = Arithmetic Right Shift Wb by lit5	1	1	N, Z
BCLR	BCLR	f,#bit4	Bit Clear f	1	1	None
	BCLR	Ws,#bit4	Bit Clear Ws	1	1	None
BRA	BRA	C,Expr	Branch if Carry	1	1 (2)	None
Diai	BRA	GE,Expr	Branch if Greater than or Equal	1	1 (2)	None
	BRA	GEU, Expr	Branch if Unsigned Greater than or Equal	1	1 (2)	None
	BRA	GT,Expr	Branch if Greater than	1	1 (2)	None
	BRA	GTU, Expr	Branch if Unsigned Greater than	1	1 (2)	None
	BRA	LE, Expr	Branch if Less than or Equal	1	1 (2)	None
	BRA	LEU, Expr	Branch if Unsigned Less than or Equal	1	1 (2)	None
	BRA	LT, Expr	Branch if Less than	1	1 (2)	None
	BRA	LTU, Expr	Branch if Unsigned Less than	1	1 (2)	None
	BRA	N,Expr	Branch if Negative	1	1 (2)	None
	BRA	NC, Expr	Branch if Not Carry	1	1 (2)	None
	BRA		Branch if Not Negative	1	1 (2)	None
		NN, Expr	Branch if Not Overflow	1	1 (2)	
	BRA	NOV, Expr	Branch if Not Zero	1	1 (2)	None
	BRA	NZ, Expr	Branch if Overflow	1		None
	BRA	OV, Expr	Branch Unconditionally	1	1 (2) 2	
	BRA	Expr	,			None
	BRA	Z,Expr	Branch if Zero	1	1 (2)	None
	BRA	Wn	Computed Branch	1	2	None
BSET	BSET	f,#bit4	Bit Set f	1	1	None
DOM	BSET	Ws,#bit4	Bit Set Ws	1	1	None
BSW	BSW.C	Ws,Wb	Write C bit to Ws <wb></wb>	1	1	None
	BSW.Z	Ws,Wb	Write Z bit to Ws <wb></wb>	1	1	None
BTG	BTG	f,#bit4	Bit Toggle f	1	1	None
	BTG	Ws,#bit4	Bit Toggle Ws	1	1	None
BTSC	BTSC	f,#bit4	Bit Test f, Skip if Clear	1	1 (2 or 3)	None
	BTSC	Ws,#bit4	Bit Test Ws, Skip if Clear	1	1 (2 or 3)	None

### TABLE 28-2: INSTRUCTION SET OVERVIEW

DC CHARACTERISTICS		Standard Operating Conditions: 1.8V to 3.6V PIC24F32KA3XX 2.0V to 5.5V PIC24FV32KA3XX					
		Operating te	$\begin{array}{llllllllllllllllllllllllllllllllllll$				
Parameter No.	Device	Typical ⁽¹⁾	al ⁽¹⁾ Max Units Conditions				onditions
Power-Dow	n Current (IPD)						
DC60	PIC24FV32KA3XX		_		-40°C		
		6.0	8.0		+25°C		
		0.0	8.5	μA	+60°C	2.0V	
			9.0		+85°C		
		_	15		+125°C		
			—		-40°C		
		6.0	8.0		+25°C		
		0.0	9.0	μA	+60°C	5.0V	
			10.0		+85°C		
		—	15		+125°C		Sleep Mode ⁽²⁾
	PIC24F32KA3XX	C.025	—		-40°C	1.8V	
			0.80	μA	+25°C		
			1.5		+60°C		
			2.0		+85°C		
			7.5		+125°C		
					-40°C		
		0.040	1.0		+25°C		
			2.0	μA	+60°C	3.3V	
			3.0		+85°C		
		—	7.5		+125°C		
DC61	PIC24FV32KA3XX	0.25	—	μA	-40°C	2.0V	Low-Voltage
		0.35	3.0	μA	+85°C	5.0V	Sleep Mode ⁽²⁾
		—	7.5	μA	+125°C	5.0V	
DC70	PIC24FV32KA3XX	0.03	—	μA	-40°C	2.0V	
		0.10	2.0	μA	+85°C	5.0V	
	PIC24F32KA3XX	—	6.0	μA	+125°C	5.0V	Deep Sleep Mode
		0.02		μA	-40°C	1.8V	
		0.08	1.2	μA	+85°C	3.3V	
		—	1.2	μA	+125°C	3.3V	

## TABLE 29-8: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)


Legend: Unshaded rows represent PIC24F32KA3XX devices and shaded rows represent PIC24FV32KA3XX devices. Note 1: Data in the Typical column is at 3.3V, +25°C (PIC24F32KA3XX) or 5.0V, +25°C (PIC24FV32KA3XX) unless otherwise stated. Parameters are for design guidance only and are not tested.

 Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as outputs and set low, PMSLP is set to '0' and WDT, etc., are all switched off.

**3:** The ∆ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

- 4: This current applies to Sleep only.
- 5: This current applies to Sleep and Deep Sleep.
- **6:** This current applies to Deep Sleep only.


### FIGURE 29-10: OUTPUT COMPARE x TIMINGS



#### TABLE 29-29: OUTPUT CAPTURE REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Мах	Units	Conditions
OC11	TCCR	OC1 Output Rise Time	—	10	ns	
			—	—	ns	
OC10	TCCF	OC1 Output Fall Time	—	10	ns	
			_	_	ns	


### FIGURE 29-11: PWM MODULE TIMING REQUIREMENTS



#### TABLE 29-30: PWM TIMING REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Тур†	Max	Units	Conditions
OC15	Tfd	Fault Input to PWM I/O Change		_	25	ns	VDD = 3.0V, -40°C to +125°C
OC20	Tfh	Fault Input Pulse Width	50	_	_	ns	VDD = 3.0V, -40°C to +125°C

† Data in "Typ" column is at 5V, +25°C unless otherwise stated. These parameters are for design guidance only and are not tested.



#### FIGURE 29-19: SPIX MODULE MASTER MODE TIMING CHARACTERISTICS (CKE = 1)

### TABLE 29-37: SPIX MODULE MASTER MODE TIMING REQUIREMENTS (CKE = 1)

AC CHARACTERISTICS			Standard O (unless oth Operating te	erwise sta				
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Мах	Units	Conditions	
SP10	TscL	SCKx Output Low Time ⁽²⁾	Tcy/2	—	_	ns		
SP11	TscH	SCKx Output High Time ⁽²⁾	Tcy/2	_	_	ns		
SP20	TscF	SCKx Output Fall Time ⁽³⁾	_	10	25	ns		
SP21	TscR	SCKx Output Rise Time ⁽³⁾	—	10	25	ns		
SP30	TdoF	SDOx Data Output Fall Time ⁽³⁾	_	10	25	ns		
SP31	TdoR	SDOx Data Output Rise Time ⁽³⁾	_	10	25	ns		
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	—	30	ns		
SP36	TdoV2sc, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	—	ns		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	20	—	—	ns		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	20	—	—	ns		


**Note 1:** Data in "Typ" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.


**2:** The minimum clock period for SCKx is 100 ns; therefore, the clock generated in Master mode must not violate this specification.

3: This assumes a 50 pF load on all SPIx pins.

### 28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





	N	MILLIMETERS		
Dimension	MIN	NOM	MAX	
Number of Pins	N		28	
Pitch	е		1.27 BSC	
Overall Height	Α	-	-	2.65
Molded Package Thickness	A2	2.05	-	-
Standoff §	A1	0.10	-	0.30
Overall Width	E	10.30 BSC		
Molded Package Width	E1	7.50 BSC		
Overall Length	D	17.90 BSC		
Chamfer (Optional)	h	0.25 - 0.75		
Foot Length	L	0.40 - 1.27		
Footprint	L1		1.40 REF	
Lead Angle	Θ	0°	-	-
Foot Angle	φ	0° - 8°		
Lead Thickness	С	0.18 - 0.3		0.33
Lead Width	b	0.31 - 0.51		
Mold Draft Angle Top	α	5° – 15°		
Mold Draft Angle Bottom	β	5°	-	15°

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing C04-052C Sheet 2 of 2

Timing Requirements	
A/D Conversion	
CLKO and I/O	
External Clock	
I ² C Bus Data (Master Mode)	284, 285
I ² C Bus Data (Slave Mode)	
I ² C Bus Start/Stop Bits (Slave Mode)	
Input Capture x	
Output Capture	
PLL Clock Specifications	
PWM	
SPIx Master Mode (CKE = 0)	
SPIx Master Mode (CKE = 1)	
SPIx Slave Mode (CKE = 0)	
SPIx Slave Mode (CKE = 1)	
Timer1/2/3/4/5 External Clock Input	
UARTx	

### U

UART       177         Baud Rate Generator (BRG)       178         Break and Sync Transmit Sequence       179         IrDA Support       179         Operation of UxCTS and UxRTS Control Pins       179         Receiving in 8-Bit or 9-Bit Data Mode       179         Transmitting in 8-Bit Data Mode       179         Transmitting in 9-Bit Data Mode       179
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

### W

Watchdog Timer	
Deep Sleep (DSWDT)	250
Watchdog Timer (WDT)	248
Windowed Operation	249
WWW Address	358
WWW, On-Line Support	9