



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	17
Program Memory Size	16KB (5.5K x 24)
Program Memory Type	FLASH
EEPROM Size	512 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 12x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	20-DIP (0.300", 7.62mm)
Supplier Device Package	20-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24fv16ka301-i-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### Pin Diagrams

			Pin Feat	tures
	48-Pin UQFN <sup>(1,2,3)</sup>		PIC24FVXXKA304	PIC24FXXKA304
		1	SDA1/T1CK/U1RTS/CTED4/CN21/RB9	SDA1/T1CK/U1RTS/CTED4/CN21/ RB9
		2	U1RX/CN18/RC6	U1RX/CN18/RC6
	8 2 9 9 3 2 4 9 6 4	3	U1TX/CN17/RC7	U1TX/CN17/RC7
	8888882>>88888 8888800988000884	4	OC2/CN20/RC8	OC2/CN20/RC8
		5	IC2/CTED7/CN19/RC9	IC2/CTED7/CN19/RC9
RB9	1 4 4 4 4 4 4 4 4 8 8 8 6 0 BB4	6	IC1/CTED3/CN9/RA7	IC1/CTED3/CN9/RA7
RC6	2 35 RA8	7	VCAP	C20UT/OC1/CTED1/INT2CN8/RA6
RC7	4 33 RA2	8	N/C	N/C
RC9	5 32 N/C	9	PGED2/SDI1/CTED11/CN16/RB10	PGED2/SDI1/CTED11/CN16/RB10
RA7 L		10	PGEC2/SCK1/CTED9/CN15/RB11	PGEC2/SCK1/CTED9/CN15/RB11
N/C		11	AN12/HLVDIN/CTED2/INT2/CN14/RB12	AN12/HLVDIN/CTED2/CN14/RB12
RB10 RB11	9 28 RC1	12	AN11/SDO1/CTPLS/CN13/RB13	AN11/SDO1/CTPLS/CN13/RB13
RB12	11 27 1RC0 26 RB3	13	OC3/CN35/RA10	OC3/CN35/RA10
RB13	12 $25$ RB2	14	IC3/CTED8/CN36/RA11	IC3/CTED8/CN36/RA11
		15	CVREF/AN10/C3INB/RTCC/ C1OUT/OCFA/CTED5/INT1/CN12/RB14	CVREF/AN10/C3INB/RTCC/C1OUT/ OCFA/CTED5/INT1/CN12/RB14
	RB RB X (201/201/201/201/201/201/201/201/201/201/	16	AN9/C3INA/T3CK/T2CK/REFO/ SS1/CTED6/CN11/RB15	AN9/C3INA/T3CK/T2CK/REFO/ SS1/CTED6/CN11/RB15
	Σ  Σ	17	Vss/AVss	Vss/AVss
		18	Vdd/AVdd	Vdd/AVdd
		19	MCLR/RA5	MCLR/RA5
		20	N/C	N/C
		21	VREF+/CVREF+/AN0/C3INC/ CTED1/CN2/RA0	VREF+/CVREF+/AN0/C3INC/CN2/ RA0
		22	CVREF-/VREF-/AN1/CN3/RA1	CVREF-/VREF-/AN1/CN3/RA1
		23	PGED1/AN2/ULPWU/CTCMP/C1IND/ C2INB/C3IND/U2TX/CN4/RB0	PGED1/AN2/ULPWU/CTCMP/C1IND/ C2INB/C3IND/U2TX/CN4/RB0
		24	PGEC1/AN3/C1INC/C2INA/U2RX/ CTED12/CN5/RB1	PGEC1/AN3/C1INC/C2INA/U2RX/ CTED12/CN5/RB1
		25	AN4/C1INB/C2IND/SDA2/T5CK/ T4CK/CTED13/CN6/RB2	AN4/C1INB/C2IND/SDA2/T5CK/ T4CK/CTED13/CN6/RB2
		26	AN5/C1INA/C2INC/SCL2/CN7/RB3	AN5/C1INA/C2INC/SCL2/CN7/RB3
		27	AN6/CN32/RC0	AN6/CN32/RC0
		28	AN7/CN31/RC1	AN7/CN31/RC1
		29	AN8/CN10/RC2	AN8/CN10/RC2
		30	VDD	VDD
		31	Vss	Vss
		32		N/C
		33	USCI/AN13/CLKI/CN30/RA2	OSCI/AN13/CLKI/CN30/RA2
		34	OSCO/AN14/CLKO/CN29/RA3	OSCO/AN14/CLKO/CN29/RA3
		35	OCFB/CN33/RA8	OCFB/CN33/RA8
		36	SOSCI/AN15/U2RTS/CN1/RB4	SOSCI/AN15/U2RTS/CN1/RB4
		37	SOSCO/SCLKI/U2CTS/CN0/RA4	SOSCO/SCLKI/U2CTS/CN0/RA4
Legend:	Pin numbers in <b>bold</b> indicate pin func-	38	SS2/CN34/RA9	SS2/CN34/RA9
9	tion differences between PIC24FV and	39	SDI2/CN28/RC3	SDI2/CN28/RC3
	PIC24F devices.	40	SDO2/CN25/RC4	SDO2/CN25/RC4
Note 1:	Exposed pad on underside of device is	41	SCK2/CN26/RC5	SCK2/CN26/RC5
	connected to Vss.	42	VSS	VSS
2:	Alternative multiplexing for SDA1	43	VDD	VDD
	(ASDA1) and SCL1 (ASCL1) when the	44		
<b>a</b> .		45		
3:	maximum voltage of 3 6V and are not	40		
	5V tolerant.	47		
		48	CN22/RB8	CN22/RB8

NOTES:

<b>TABLE 4-27</b> :	PROGRAM SPACE ADDRESS CONSTRUCTION
---------------------	------------------------------------

	Access	Program Space Address					
Access Type	Space	<23>	<22:16>	<15>	<14:1>	<0>	
Instruction Access	User	0		PC<22:1>			
(Code Execution)		0xx xxxx xxxx xxxx xxxx xxx0					
TBLRD/TBLWT	User	TBLPAG<7:0>		Data EA<15:0>			
(Byte/Word Read/Write)		02	xxx xxxx	XXXX XXXX XXXX XXXX			
	Configuration	TBLPAG<7:0>		Data EA<15:0>			
Program Space Visibility	User	0 PSVPAG<7:		0> <sup>(2)</sup>	Data EA<14:	0>(1)	
(Block Remap/Read)		0 xxxx xxx		ΧX	XXX XXXX XXX	x xxxx	

**Note 1:** Data EA<15> is always '1' in this case, but is not used in calculating the program space address. Bit 15 of the address is PSVPAG<0>.

2: PSVPAG can have only two values ('00' to access program memory and FF to access data EEPROM) in the PIC24FV32KA304 family.





REGISTER 8-15: IEC4: INTERRUPT ENABLE CONTROL REGISTER 4								
U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0	
_	—	CTMUIE	_	—	_	—	HLVDIE	
bit 15							bit 8	
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	U-0	
_	<u> </u>	—	_	CRCIE	U2ERIE	U1ERIE		
bit 7							bit 0	
Legend:								
R = Readable	e bit	W = Writable b	oit	U = Unimplen	nented bit, rea	d as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown	
bit 15-14	Unimplemen	ted: Read as '0	3					
bit 13	CTMUIE: CT	MU Interrupt En	able bit					
	1 = Interrupt	request is enable request is not er	ed nabled					
bit 12-9	Unimplemen	ted: Read as '0	,					
bit 8	HLVDIE: High	h/Low-Voltage D	etect Interrup	t Enable bit				
	1 = Interrupt	request is enable request is not er	ed nabled					
bit 7-4	Unimplemen	ted: Read as '0	3					
bit 3	CRCIE: CRC	Generator Inter	rupt Enable b	it				
	1 = Interrupt	request is enable	ed					
	0 = Interrupt i	request is not er	abled					
bit 2	U2ERIE: UAR	U2ERIE: UART2 Error Interrupt Enable bit						
	1 = Interrupt request is enabled							
hit 1								
Dit 1		request is enable	≏d					
	0 = Interrupt	request is not er	abled					
bit 0	Unimplemen	ted: Read as '0	,					

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0	
_	—	_	_	_	RTCIP2	RTCIP1	RTCIP0	
bit 15	·			·		•	bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
	—	—	—	—	—	—	—	
bit 7	·			·			bit 0	
Legend:								
R = Readable bit W = W		W = Writable	Nritable bit U = Unimplemented bit, read as '0'					
-n = Value at	POR	'1' = Bit is set	1' = Bit is set		'0' = Bit is cleared		Iown	
bit 15-11	Unimplemen	ted: Read as '	0'					
bit 10-8	bit 10-8 <b>RTCIP&lt;2:0&gt;:</b> Real-Time Clock and Calendar Interrupt Priority bits							
111 = Interrupt is Priority 7 (highest priority interrupt)								
	•	. , ,		1 /				
	•							
	001 = Interru	pt is Priority 1						
	000 = Interru	pt source is dis	abled					
bit 7-0	Unimplemen	ted: Read as '	0'					

#### REGISTER 8-28: IPC15: INTERRUPT PRIORITY CONTROL REGISTER 15

### REGISTER 8-30: IPC18: INTERRUPT PRIORITY CONTROL REGISTER 18

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—		—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_	_	_	_	_	HLVDIP2	HLVDIP1	HLVDIP0

	bit	7
--	-----	---

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 15-3 Unimplemented: Read as '0'

bit 2-0 HLVDIP<2:0>: High/Low-Voltage Detect Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) . . 001 = Interrupt is Priority 1 000 = Interrupt source is disabled

### REGISTER 8-31: IPC19: INTERRUPT PRIORITY CONTROL REGISTER 19

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
—	CTMUIP2	CTMUIP1	CTMUIP0	—	—	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-7 Unimplemented: Read as '0'

bit 6-4 **CTMUIP<2:0>:** CTMU Interrupt Priority bits

111 = Interrupt is Priority 7 (highest priority interrupt)

•

001 = Interrupt is Priority 1

000 = Interrupt source is disabled

bit 3-0 Unimplemented: Read as '0'

•

bit 0

#### R-0 U-0 R/W-0 U-0 R-0 R-0 R-0 R-0 **CPUIRQ** VHOLD ILR3 ILR2 ILR1 ILR0 bit 15 bit 8 U-0 R-0 R-0 R-0 R-0 R-0 R-0 R-0 VECNUM6 VECNUM5 VECNUM4 **VECNUM3** VECNUM2 **VECNUM0** VECNUM1 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 CPUIRQ: Interrupt Request from Interrupt Controller CPU bit 1 = An interrupt request has occurred but has not yet been Acknowledged by the CPU (this will happen when the CPU priority is higher than the interrupt priority) 0 = No interrupt request is left unacknowledged bit 14 Unimplemented: Read as '0' bit 13 VHOLD: Vector Hold bit Allows Vector Number Capture and Changes which Interrupt is Stored in the VECNUM bit: 1 = VECNUM will contain the value of the highest priority pending interrupt, instead of the current interrupt 0 = VECNUM will contain the value of the last Acknowledged interrupt (last interrupt that has occurred with higher priority than the CPU, even if other interrupts are pending) bit 12 Unimplemented: Read as '0' bit 11-8 ILR<3:0>: New CPU Interrupt Priority Level bits 1111 = CPU Interrupt Priority Level is 15 0001 = CPU Interrupt Priority Level is 1 0000 = CPU Interrupt Priority Level is 0 bit 7 Unimplemented: Read as '0' bit 6-0 VECNUM<6:0>: Vector Number of Pending Interrupt bits 0111111 = Interrupt vector pending is Number 135 0000001 = Interrupt vector pending is Number 9 0000000 = Interrupt vector pending is Number 8

### REGISTER 8-33: INTTREG: INTERRUPT CONTROL AND STATUS REGISTER

### 10.2.4.2 Exiting Deep Sleep Mode

Deep Sleep mode exits on any one of the following events:

- A POR event on VDD supply. If there is no DSBOR circuit to re-arm the VDD supply POR circuit, the external VDD supply must be lowered to the natural arming voltage of the POR circuit.
- A DSWDT time-out. When the DSWDT timer times out, the device exits Deep Sleep.
- An RTCC alarm (if RTCEN = 1).
- An assertion ('0') of the MCLR pin.
- An assertion of the INT0 pin (if the interrupt was enabled before Deep Sleep mode was entered). The polarity configuration is used to determine the assertion level ('0' or '1') of the pin that will cause an exit from Deep Sleep mode. Exiting from Deep Sleep mode requires a change on the INT0 pin while in Deep Sleep mode.

Note: Any interrupt pending when entering Deep Sleep mode is cleared.

Exiting Deep Sleep mode generally does not retain the state of the device and is equivalent to a Power-on Reset (POR) of the device. Exceptions to this include the RTCC (if present), which remains operational through the wake-up, the DSGPRx registers and DSWDT.

Wake-up events that occur after Deep Sleep exits, but before the POR sequence completes, are ignored and are not be captured in the DSWAKE register.

The sequence for exiting Deep Sleep mode is:

- 1. After a wake-up event, the device exits Deep Sleep and performs a POR. The DSEN bit is cleared automatically. Code execution resumes at the Reset vector.
- To determine if the device exited Deep Sleep, read the Deep Sleep bit, DPSLP (RCON<10>). This bit will be set if there was an exit from Deep Sleep mode; if the bit is set, clear it.
- 3. Determine the wake-up source by reading the DSWAKE register.
- Determine if a DSBOR event occurred during Deep Sleep mode by reading the DSBOR bit (DSCON<1>).
- 5. If application context data has been saved, read it back from the DSGPR0 and DSGPR1 registers.
- 6. Clear the RELEASE bit (DSCON<0>).

### 10.2.4.3 Saving Context Data with the DSGPR0/DSGPR1 Registers

As exiting Deep Sleep mode causes a POR, most Special Function Registers reset to their default POR values. In addition, because VCORE power is not supplied in Deep Sleep mode, information in data RAM may be lost when exiting this mode. Applications which require critical data to be saved prior to Deep Sleep may use the Deep Sleep General Purpose registers, DSGPR0 and DSGPR1 or data EEPROM (if available). Unlike other SFRs, the contents of these registers are preserved while the device is in Deep Sleep mode. After exiting Deep Sleep, software can restore the data by reading the registers and clearing the RELEASE bit (DSCON<0>).

### 10.2.4.4 I/O Pins During Deep Sleep

During Deep Sleep, the general purpose I/O pins retain their previous states and the Secondary Oscillator (SOSC) will remain running, if enabled. Pins that are configured as inputs (TRISx bit is set), prior to entry into Deep Sleep, remain high-impedance during Deep Sleep. Pins that are configured as outputs (TRISx bit is clear), prior to entry into Deep Sleep, remain as output pins during Deep Sleep. While in this mode, they continue to drive the output level determined by their corresponding LATx bit at the time of entry into Deep Sleep.

Once the device wakes back up, all I/O pins continue to maintain their previous states, even after the device has finished the POR sequence and is executing application code again. Pins configured as inputs during Deep Sleep remain high-impedance and pins configured as outputs continue to drive their previous value. After waking up, the TRIS and LAT registers, and the SOSCEN bit (OSCCON<1>) are reset. If firmware modifies any of these bits or registers, the I/O will not immediately go to the newly configured states. Once the firmware clears the RELEASE bit (DSCON<0>), the I/O pins are "released". This causes the I/O pins to take the states configured by their respective TRISx and LATx bit values.

This means that keeping the SOSC running after waking up requires the SOSCEN bit to be set before clearing RELEASE.

If the Deep Sleep BOR (DSBOR) is enabled, and a DSBOR or a true POR event occurs during Deep Sleep, the I/O pins will be immediately released, similar to clearing the RELEASE bit. All previous state information will be lost, including the general purpose DSGPR0 and DSGPR1 contents.

If a MCLR Reset event occurs during Deep Sleep, the DSGPRx, DSCON and DSWAKE registers will remain valid, and the RELEASE bit will remain set. The state of the SOSC will also be retained. The I/O pins, however, will be reset to their MCLR Reset state. Since RELEASE is still set, changes to the SOSCEN bit (OSCCON<1>) cannot take effect until the RELEASE bit is cleared.

In all other Deep Sleep wake-up cases, application firmware must clear the RELEASE bit in order to reconfigure the I/O pins.

#### REGISTER 15-2: OCxCON2: OUTPUT COMPARE x CONTROL REGISTER 2

HS = Hardware Settable bit

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
FLTMD	FLTOUT	FLTTRIEN	OCINV	—	DCB1 <sup>(3)</sup>	DCB0 <sup>(3)</sup>	OC32
bit 15							bit 8

R/W-0	R/W-0, HS	R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0
OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0
bit 7							bit 0

R = Readable bit W = Writable bit			U = Unimplemented bit,	U = Unimplemented bit, read as '0'					
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown					
bit 15	FLTM	): Fault Mode Select bit							
	1 = Fa	ault mode is maintained until the	e Fault source is removed and	the corresponding OCFLTx bit is					
	cleared in SORWARE $\Omega = Fault mode is maintained until the Fault source is removed and a new PWM period starts$								
hit 14	FI TOI	IT. Fault Out hit							
bit 14	1 = P\	WM output is driven high on a F	ault						
	0 = P\	NM output is driven low on a Fa	ault						
bit 13	FLTTR	IEN: Fault Output State Select	bit						
	1 = Pi	n is forced to an output on a Fa	ult condition						
	0 = Pi	n I/O condition is unaffected by	a Fault						
bit 12	OCINV	Contract Compare x Invert bit							
	1 = 0	Cx output is inverted							
bit 11	Unimp	plemented: Read as '0'							
bit 10-9	DCB<	1:0>: Output Compare x Pulse-	Width Least Significant bits <sup>(3)</sup>						
	11 = Delays OCx falling edge by 3/4 of the instruction cycle								
	10 <b>= D</b>	elays OCx falling edge by 1/2 c	of the instruction cycle						
	01 = D	elays OCx falling edge by 1/4 o	of the instruction cycle						
hit 8	00 - 0	Cascade Two Output Compare	Modules Enable bit (32 bit on	eration)					
DILO	$1 = C_{2}$	ascade module operation is ena	ibled						
	0 = Ca	ascade module operation is disa	abled						
bit 7	OCTR	IG: Output Compare x Sync/Triç	gger Select bit						
	1 = Tr	iggers OCx from source design	ated by the SYNCSELx bits						
	0 = Sy	nchronizes OCx with source de	esignated by the SYNCSELx bi	its					
bit 6	TRIGS	<b>TAT:</b> Timer Trigger Status bit							
	1 = III 0 = Ti	mer source has been triggered a	and is running red and is being beld clear						
bit 5	OCTR	IS: Output Compare x Output P	in Direction Select hit						
Sit 0	1 = 00	x nin is tri-stated							
	0 = Ou	itput Compare x peripheral is cc	onnected to the OCx pin						
Note 1:	Do not ucc	an output compare module es	its own trigger source, either h	weelecting this mode or another					
NOLE I.	equivalent	SYNCSELx setting.	no own ingger source, eillier b	y selecting this mode of another					
2:	Use these	inputs as trigger sources only a	nd never as Sync sources.						
3:	These bits (OCxCON	affect the rising edge when OC $1<2:0>$ ) = 001.	INV = 1. The bits have no effe	ct when the OCMx bits					

Legend:

NOTES:

R/W-0	U-0	R/W-0	R-0	R-0	R-0	R-0	R-0
CRCEN	—	CSIDL	VWORD4	VWORD3	VWORD2	VWORD1	VWORD0
bit 15							bit 8
R-0, HSC	R-1, HSC	R/W-0	R/W-0, HC	R/W-0	U-0	U-0	U-0
CRCFUL	CRCMPT	CRCISEL	CRCGO	LENDIAN	—		
bit 7							bit 0
Legend:		HC = Hardware	Clearable bit	HSC = Hardw	are Settable/C	learable bit	
R = Readabl	le bit	W = Writable bit		U = Unimpler	nented bit, rea	ad as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	Iown
bit 15	CRCEN: CR	C Enable bit					
	1 = Module	is enabled					
	All state mac	chines, pointers ar	nd CRCWDAT/	CRCDAT regist	ers are reset:	other SERs ar	e NOT reset.
bit 14	Unimplemer	nted: Read as '0'					
bit 13	CSIDL: CRC	Stop in Idle Mod	e bit				
	1 = Disconti	nues module ope	ration when dev	vice enters Idle	mode		
	0 = Continue	es module operat	ion in Idle mode	9			
bit 12-8	VWORD<4:0	0>: Pointer Value	bits				
	Indicates the or 16 when F	number of valid v PLEN<4:0> $\leq$ 7.	vords in the FIF	O, which has a	maximum val	ue of 8 when F	'LEN<4:0> > 7
bit 7	CRCFUL: C	RC FIFO Full bit					
	1 = FIFO is	full					
	0 = FIFO is	not full					
bit 6	CRCMPT: C	RC FIFO Empty E	Bit				
	1 = FIFO IS 0 = FIFO IS	empty not empty					
bit 5		RC interrunt Sele	ection bit				
Site	1 = Interrupt	t on FIFO is empt	v: CRC calculat	ion is not com	olete		
	0 = Interrup	t on shift is compl	ete and CRCW	DAT result is re	ady		
bit 4	CRCGO: Sta	art CRC bit					
	1 = Starts C	RC serial shifter					
	0 = CRC se	rial shifter is turne	ed off				
bit 3	LENDIAN: D	Data Shift Direction	n Select bit				
	1 = Data wo	ord is shifted into t	he CRC, startin	g with the LSb	(little endian)		
hit 2-0							
	Sumplemen	neu. Nedu as U					

### REGISTER 20-1: CRCCON1: CRC CONTROL REGISTER 1

### FIGURE 25-1: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR CAPACITANCE MEASUREMENT



### 25.2 Measuring Time

Time measurements on the pulse width can be similarly performed using the A/D module's Internal Capacitor (CAD) and a precision resistor for current calibration. Figure 25-2 displays the external connections used for time measurements, and how the CTMU and A/D modules are related in this application. This example also shows both edge events coming from the external CTEDx pins, but other configurations using internal edge sources are possible.

### FIGURE 25-2: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR TIME MEASUREMENT



If the WDT is enabled in hardware (FWDTEN<1:0> = 11), it will continue to run during Sleep or Idle modes. When the WDT time-out occurs, the device will wake and code execution will continue from where the PWRSAV instruction was executed. The corresponding SLEEP or IDLE bit (RCON<3:2>) will need to be cleared in software after the device wakes up.

The WDT Flag bit, WDTO (RCON<4>), is not automatically cleared following a WDT time-out. To detect subsequent WDT events, the flag must be cleared in software.

Note: The CLRWDT and PWRSAV instructions clear the prescaler and postscaler counts when executed.

### 26.3.1 WINDOWED OPERATION

The Watchdog Timer has an optional Fixed Window mode of operation. In this Windowed mode, CLRWDT instructions can only reset the WDT during the last 1/4 of the programmed WDT period. A CLRWDT instruction executed before that window causes a WDT Reset, similar to a WDT time-out.

Windowed WDT mode is enabled by programming the Configuration bit, WINDIS (FWDT<6>), to '0'.

### 26.3.2 CONTROL REGISTER

The WDT is enabled or disabled by the FWDTEN<1:0> Configuration bits. When both the FWDTEN<1:0> Configuration bits are set, the WDT is always enabled.

The WDT can be optionally controlled in software when the FWDTEN<1:0> Configuration bits have been programmed to '10'. The WDT is enabled in software by setting the SWDTEN control bit (RCON<5>). The SWDTEN control bit is cleared on any device Reset. The software WDT option allows the user to enable the WDT for critical code segments, and disable the WDT during non-critical segments, for maximum power savings. When the FWTEN<1:0> bits are set to '01', the WDT is only enabled in Run and Idle modes, and is disabled in Sleep. Software control of the SWDTEN bit (RCON<5>) is disabled with this setting.



### FIGURE 26-2: WDT BLOCK DIAGRAM





### TABLE 29-23: CLKO AND I/O TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard C	perating Co	onditions: -40°C ≤ T/ -40°C ≤ T/	<b>1.8V to 3.0</b> <b>2.0V to 5.</b> 9 A ≤ +85°C fr A ≤ +125°C	6V PIC24F32KA3XX 5V PIC24FV32KA3XX or Industrial for Extended
Param No.	Sym	Characteristic	Min Typ <sup>(1)</sup> Max Units Condition				
DO31	TIOR	Port Output Rise Time	_	10	25	ns	
DO32	TIOF	Port Output Fall Time	—	10	25	ns	
DI35	TINP	INTx Pin High or Low Time (output)	20	—	_	ns	
DI40	Trbp	CNx High or Low Time (input)	2	—	—	Тсү	

Note 1: Data in "Typ" column is at 3.3V, +25°C (PIC24F32KA3XX); 5.0V, +25°C (PIC24FV32KA3XX), unless otherwise stated.

#### TABLE 29-24: COMPARATOR TIMINGS

Param No.	Symbol	Characteristic	Min	Тур	Мах	Units	Comments
300	TRESP	Response Time <sup>*(1)</sup>		150	400	ns	
301	Тмс2о∨	Comparator Mode Change to Output Valid <sup>*</sup>		—	10	μS	

\* Parameters are characterized but not tested.

Note 1: Response time is measured with one comparator input at (VDD - 1.5)/2, while the other input transitions from Vss to VDD.

#### TABLE 29-25: COMPARATOR VOLTAGE REFERENCE SETTLING TIME SPECIFICATIONS

Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Comments
VR310	TSET	Settling Time <sup>(1)</sup>			10	μS	

**Note 1:** Settling time is measured while CVRSS = 1 and the CVR<3:0> bits transition from '0000' to '1111'.

### FIGURE 29-6: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING CHARACTERISTICS





FIGURE 30-23: TYPICAL VBOR vs. TEMPERATURE (BOR TRIP POINT 3)



FIGURE 30-48: TYPICAL AIHLVD VS. VDD

## 28-Lead Plastic Quad Flat, No Lead Package (ML) – 6x6 mm Body [QFN] with 0.55 mm Contact Length

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	0.65 BSC			
Optional Center Pad Width	W2			4.25
Optional Center Pad Length	T2			4.25
Contact Pad Spacing	C1		5.70	
Contact Pad Spacing	C2		5.70	
Contact Pad Width (X28)	X1			0.37
Contact Pad Length (X28)	Y1			1.00
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2105A

### 44-Lead Plastic Quad Flat, No Lead Package (ML) - 8x8 mm Body [QFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX
Number of Pins	N		44	
Pitch	е		0.65 BSC	
Overall Height	A	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Terminal Thickness	A3	0.20 REF		
Overall Width	E	8.00 BSC		
Exposed Pad Width	E2	6.25	6.45	6.60
Overall Length	D		8.00 BSC	
Exposed Pad Length	D2	6.25	6.45	6.60
Terminal Width	b	0.20	0.30	0.35
Terminal Length	L	0.30	0.40	0.50
Terminal-to-Exposed-Pad	K	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated

3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension. usually without tolerance. for information purposes only.

Microchip Technology Drawing C04-103C Sheet 2 of 2

48-Lead Ultra Thin Plastic Quad Flat, No Lead Package (MV) - 6x6 mm Body [UQFN] With 0.40 mm Contact Length





	MILLIMETERS				
Dimensior	Limits	MIN	NOM	MAX	
Contact Pitch	E	0.40 BSC			
Optional Center Pad Width	W2			4.45	
Optional Center Pad Length	T2			4.45	
Contact Pad Spacing	C1		6.00		
Contact Pad Spacing	C2		6.00		
Contact Pad Width (X28)	X1			0.20	
Contact Pad Length (X28)	Y1			0.80	
Distance Between Pads	G	0.20			

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2153A