



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	23
Program Memory Size	16KB (5.5K x 24)
Program Memory Type	FLASH
EEPROM Size	512 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 13x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.209", 5.30mm Width)
Supplier Device Package	28-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24fv16ka302-e-ss

### **Table of Contents**

1.0	Device Overview	
2.0	Guidelines for Getting Started with 16-Bit Microcontrollers	23
3.0	CPU	29
4.0	Memory Organization	35
5.0	Flash Program Memory	57
6.0	Data EEPROM Memory	63
7.0	Resets	69
8.0	Interrupt Controller	75
9.0	Oscillator Configuration	115
10.0	Power-Saving Features	125
	I/O Ports	
12.0	Timer1	139
13.0	Timer2/3 and Timer4/5	141
14.0	Input Capture with Dedicated Timers	147
15.0	Output Compare with Dedicated Timers	151
	Serial Peripheral Interface (SPI)	
17.0	Inter-Integrated Circuit™ (I <sup>2</sup> C™)	169
	Universal Asynchronous Receiver Transmitter (UART)	
19.0	Real-Time Clock and Calendar (RTCC)	185
20.0	32-Bit Programmable Cyclic Redundancy Check (CRC) Generator	199
21.0	High/Low-Voltage Detect (HLVD)	205
	12-Bit A/D Converter with Threshold Detect	
	Comparator Module	
24.0	Comparator Voltage Reference	229
25.0	Charge Time Measurement Unit (CTMU)	231
26.0	Special Features	239
27.0	Development Support	251
28.0	Instruction Set Summary	255
29.0	Electrical Characteristics	263
	DC and AC Characteristics Graphs and Tables	
31.0	Packaging Information	325
Appe	endix A: Revision History	351
Index	х	353
The I	Microchip Web Site	359
	tomer Change Notification Service	
Cust	tomer Support	359
Read	der Response	360
Prod	luct Identification System	361

NOTES:

#### 3.3.2 DIVIDER

The divide block supports 32-bit/16-bit and 16-bit/16-bit signed and unsigned integer divide operations with the following data sizes:

- 1. 32-bit signed/16-bit signed divide
- 2. 32-bit unsigned/16-bit unsigned divide
- 3. 16-bit signed/16-bit signed divide
- 4. 16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in W0 and the remainder in W1. Sixteen-bit signed and unsigned DIV instructions can specify any W register for both the 16-bit divisor (Wn), and any W register (aligned) pair (W(m + 1):Wm) for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/16-bit and 16-bit/16-bit instructions take the same number of cycles to execute.

#### 3.3.3 MULTI-BIT SHIFT SUPPORT

The PIC24F ALU supports both single bit and single-cycle, multi-bit arithmetic and logic shifts. Multi-bit shifts are implemented using a shifter block, capable of performing up to a 15-bit arithmetic right shift, or up to a 15-bit left shift, in a single cycle. All multi-bit shift instructions only support Register Direct Addressing for both the operand source and result destination.

A full summary of instructions that use the shift operation is provided in Table 3-2.

TABLE 3-2: INSTRUCTIONS THAT USE THE SINGLE AND MULTI-BIT SHIFT OPERATION

Instruction Description						
ASR	Arithmetic shift right source register by one or more bits.					
SL	Shift left source register by one or more bits.					
LSR	Logical shift right source register by one or more bits.					

TARI F	4-16	A/D REGISTER MA	ΔP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC1BUF0	0300		ADC1BUF0 xx												xxxx			
ADC1BUF1	0302		ADC1BUF1 xxxx											xxxx				
ADC1BUF2	0304								ADC1BUF	2								xxxx
ADC1BUF3	0306								ADC1BUF	3								xxxx
ADC1BUF4	0308								ADC1BUF	4								xxxx
ADC1BUF5	030A								ADC1BUF	5								XXXX
ADC1BUF6	030C								ADC1BUF	3								XXXX
ADC1BUF7	030E								ADC1BUF	7								XXXX
ADC1BUF8	0310								ADC1BUF	3								xxxx
ADC1BUF9	0312								ADC1BUF	9								XXXX
ADC1BUF10	0314								ADC1BUF1	0								xxxx
ADC1BUF11	0316								ADC1BUF1	1								XXXX
ADC1BUF12	0318								ADC1BUF1	2								xxxx
ADC1BUF13	031A								ADC1BUF1	3								xxxx
ADC1BUF14	031C								ADC1BUF1	4								XXXX
ADC1BUF15	031E								ADC1BUF1	5								xxxx
ADC1BUF16	0320								ADC1BUF1	6								xxxx
ADC1BUF17	0322								ADC1BUF1	7			1					xxxx
AD1CON1	0340	ADON	_	ADSIDL	_	_	MODE12	FORM1	FORM0	SSRC3	SSRC2	SSRC1	SSRC0	_	ASAM	SAMP	DONE	0000
AD1CON2	0342	PVCFG1	PVCFG0	NVCFG0	OFFCAL	BUFREGEN	CSCNA	_	_	BUFS	SMPI4	SMPI3	SMPI2	SMPI1	SMPI0	BUFM	ALTS	0000
AD1CON3	0344	ADRC	EXTSAM	_	SAMC4	SAMC3	SAMC2	SAMC1	SAMC0	ADCS7	ADCS6	ADCS5	ADCS4	ADCS3	ADCS2	ADCS1	ADCS0	0000
AD1CHS	0348	CH0NB2	CH0NB1	CH0NB0	CH0SB4	CH0SB3	CH0SB2	CH0SB1	CH0SB0	CH0NA2	CH0NA1	CH0NA0	CH0SA4	CH0SA3	CH0SA2	CH0SA1	CH0SA0	0000
AD1CSSH	034E	_	CSSL30	CSSL29	CSSL28	CSSL27	CSSL26	_	_	_	_	_	_	_	_	CSSL17	CSSL16	0000
AD1CSSL	0350	CSSL15	CSSL14	CSSL13	CSSL12	CSSL11	CSSL10	CSSL9	CSSL8	CSSL7	CSSL6	CSSL5	CSSL4	CSSL3	CSSL2	CSSL1	CSSL0	0000
AD1CON5	0354	ASEN	LPEN	CTMUREQ	BGREQ	r	_	ASINT1	ASINT0	_	_	_	_	WM1	WM0	CM1	CM0	0000
AD1CHITH	0356	_	_	_	_	_	_		_	_	_	_	_	_	_	CHH17	CHH16	0000
AD1CHITL	0358	CHH15	CHH14	CHH13	CHH12	CHH11	CHH10	CHH9	CHH8	CHH7	CHH6	CHH5	CHH4	CHH3	CHH2	CHH1	CHH0	0000

**Legend:** — = unimplemented, read as '0'; r = reserved. Reset values are shown in hexadecimal.

## 5.5.1 PROGRAMMING ALGORITHM FOR FLASH PROGRAM MEMORY

The user can program one row of Flash program memory at a time by erasing the programmable row. The general process is as follows:

- Read a row of program memory (32 instructions) and store in data RAM.
- Update the program data in RAM with the desired new data.
- 3. Erase a row (see Example 5-1):
  - a) Set the NVMOPx bits (NVMCON<5:0>) to '011000' to configure for row erase. Set the ERASE (NVMCON<6>) and WREN (NVMCON<14>) bits.
  - Write the starting address of the block to be erased into the TBLPAG and W registers.
  - c) Write 55h to NVMKEY.
  - d) Write AAh to NVMKEY.
  - e) Set the WR bit (NVMCON<15>). The erase cycle begins and the CPU stalls for the duration of the erase cycle. When the erase is done, the WR bit is cleared automatically.

- Write the first 32 instructions from data RAM into the program memory buffers (see Example 5-1).
- 5. Write the program block to Flash memory:
  - a) Set the NVMOPx bits to '011000' to configure for row programming. Clear the ERASE bit and set the WREN bit.
  - b) Write 55h to NVMKEY.
  - c) Write AAh to NVMKEY.
  - d) Set the WR bit. The programming cycle begins and the CPU stalls for the duration of the write cycle. When the write to Flash memory is done, the WR bit is cleared automatically.

For protection against accidental operations, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPS, as shown in Example 5-5.

#### EXAMPLE 5-1: ERASING A PROGRAM MEMORY ROW – ASSEMBLY LANGUAGE CODE

```
; Set up NVMCON for row erase operation
       MOV
            #0x4058, W0
                                            ; Initialize NVMCON
       MOV
              W0, NVMCON
; Init pointer to row to be ERASED
       MOV
              #tblpage(PROG ADDR), W0
       MOV
              WO, TBLPAG
                                            ; Initialize PM Page Boundary SFR
              #tbloffset(PROG ADDR), W0
       MOV
                                            ; Initialize in-page EA[15:0] pointer
       TBLWTL WO, [WO]
                                            ; Set base address of erase block
              #5
                                            ; Block all interrupts
       DISI
                                              for next 5 instructions
       MOV
              #0x55, W0
              WO, NVMKEY
       VOM
                                            ; Write the 55 key
              #0xAA, W1
       MOV
                                            ; Write the AA key
       MOV
              W1, NVMKEY
              NVMCON, #WR
                                            ; Start the erase sequence
       BSET
       NOP
                                            ; Insert two NOPs after the erase
       NOP
                                            ; command is asserted
```

### REGISTER 8-6: IFS1: INTERRUPT FLAG STATUS REGISTER 1

R/W-0, HS	U-0	R/W-0, HS	U-0				
U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	_	OC3IF	_
bit 15							bit 8

U-0	U-0	U-0	R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-0	R/W-0
_	_	_	INT1IF	CNIF	CMIF	MI2C1IF	SI2C1IF
bit 7	•	•	•		•		bit 0

Legend:	HS = Hardware Settable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	U2TXIF: UART2 Transmitter Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 14	U2RXIF: UART2 Receiver Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 13	INT2IF: External Interrupt 2 Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 12	<b>T5IF:</b> Timer5 Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 11	<b>T4IF:</b> Timer4 Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 10	Unimplemented: Read as '0'
bit 9	OC3IF: Output Compare Channel 3 Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 8-5	Unimplemented: Read as '0'
bit 4	INT1IF: External Interrupt 1 Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 3	<b>CNIF:</b> Input Change Notification Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 2	CMIF: Comparator Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 1	MI2C1IF: Master I2C1 Event Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 0	SI2C1IF: Slave I2C1 Event Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred

#### REGISTER 8-10: IFS5: INTERRUPT FLAG STATUS REGISTER 5

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	_	_	_	_	_	
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0, HS
_	_	_	_	_	_	_	ULPWUIF
bit 7							bit 0

**Legend:** HS = Hardware Settable bit

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-1 **Unimplemented:** Read as '0'

bit 0 **ULPWUIF:** Ultra Low-Power Wake-up Interrupt Flag Status bit

1 = Interrupt request has occurred0 = Interrupt request has not occurred

#### REGISTER 8-13: IEC2: INTERRUPT ENABLE CONTROL REGISTER 2

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	_	_	_	_	_	_
bit 15							bit 8

U-0	U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0		
_	_	— IC3IE	_	_	_	SPI2IE	SPF2IE		
bit 7 bit 0									

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-6 **Unimplemented:** Read as '0'

bit 5 IC3IE: Input Capture Channel 3 Interrupt Enable bit

1 = Interrupt request is enabled0 = Interrupt request is not enabled

bit 4-2 **Unimplemented:** Read as '0'

bit 1 SPI2IE: SPI2 Event Interrupt Enable bit

1 = Interrupt request is enabled 0 = Interrupt request is not enabled

bit 0 SPF2IE: SPI2 Fault Interrupt Enable bit

1 = Interrupt request is enabled0 = Interrupt request is not enabled

#### REGISTER 8-19: IPC2: INTERRUPT PRIORITY CONTROL REGISTER 2

U-0	R/W-1 R/W-0		R/W-0	R/W-0 U-0		R/W-1 R/W-0	
— U1RXIP2		U1RXIP1	U1RXIP0	_	SPI1IP2	SPI1IP1	SPI1IP0
bit 15							bit 8

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0		
_	SPF1IP2	SPF1IP1	SPF1IP0	_	T3IP2	T3IP1	T3IP0		
bit 7									

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15 **Unimplemented:** Read as '0'

bit 14-12 U1RXIP<2:0>: UART1 Receiver Interrupt Priority bits

111 = Interrupt is Priority 7 (highest priority interrupt)

•

001 = Interrupt is Priority 1

000 = Interrupt source is disabled

bit 11 **Unimplemented:** Read as '0'

bit 10-8 SPI1IP<2:0>: SPI1 Event Interrupt Priority bits

111 = Interrupt is Priority 7 (highest priority interrupt)

•

001 = Interrupt is Priority 1

000 = Interrupt source is disabled

bit 7 **Unimplemented:** Read as '0'

bit 6-4 SPF1IP<2:0>: SPI1 Fault Interrupt Priority bits

111 = Interrupt is Priority 7 (highest priority interrupt)

•

001 = Interrupt is Priority 1

000 = Interrupt source is disabled

bit 3 Unimplemented: Read as '0'

bit 2-0 T3IP<2:0>: Timer3 Interrupt Priority bits

111 = Interrupt is Priority 7 (highest priority interrupt)

•

001 = Interrupt is Priority 1

000 = Interrupt source is disabled

#### REGISTER 8-28: IPC15: INTERRUPT PRIORITY CONTROL REGISTER 15

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0			
		_			RTCIP2	RTCIP1	RTCIP0			
bit 15 bit 8										

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
			_	_	_	_	_
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-11 **Unimplemented:** Read as '0'

bit 10-8 RTCIP<2:0>: Real-Time Clock and Calendar Interrupt Priority bits

111 = Interrupt is Priority 7 (highest priority interrupt)

•

001 = Interrupt is Priority 1

000 = Interrupt source is disabled

bit 7-0 **Unimplemented:** Read as '0'

NOTES:

#### FIGURE 19-2: ALARM MASK SETTINGS

Alarm Mask Setting (AMASK<3:0>)	Day of the Week	Month Day	Hours Minutes Seconds
0000 - Every half second 0001 - Every second			
0010 - Every 10 seconds			: s
0011 - Every minute			: s s
0100 - Every 10 minutes			m:ss
0101 - Every hour			; m m; s s
0110 - Every day			h h : m m : s s
0111 - Every week	d		h h m m sss
1000 - Every month		/ d d	h h m m sss
1001 - Every year <sup>(1)</sup>		m m / d d	h h m m sss
Note 1: Annually, except when co	nfigured fo	or February 29.	

#### 19.5 POWER CONTROL

The RTCC includes a power control feature that allows the device to periodically wake-up an external device, wait for the device to be stable before sampling wake-up events from that device and then shut down the external device. This can be done completely autonomously by the RTCC, without the need to wake from the current low-power mode (Sleep, Deep Sleep, etc.).

To enable this feature, the RTCC must be enabled (RTCEN = 1), the PWCEN register bit must be set and the RTCC pin must be driving the PWC control signal (RTCOE = 1 and RTCOUT<1:0> = 11).

The polarity of the PWC control signal may be chosen using the PWCPOL register bit. Active-low or active-high may be used with the appropriate external switch to turn on or off the power to one or more external devices. The active-low setting may also be used in conjunction with an open-drain setting on the RTCC pin. This setting is able to drive the GND pin(s) of the external device directly (with the appropriate external VDD pull-up device), without the need for external switches. Finally, the CHIME bit should be set to enable the PWC periodicity.

### REGISTER 22-6: AD1CHITH: A/D SCAN COMPARE HIT REGISTER (HIGH WORD)(1)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
_	_	_	_	_	_		_		
bit 15 bit 5									

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0			
_	_	_	_	_	_	CHH17	CHH16			
bit 7 bit										

#### Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

#### bit 15-2 **Unimplemented:** Read as '0'.

bit 1-0 CHH<17:16>: A/D Compare Hit bits

If CM<1:0> = 11:

1 = A/D Result Buffer x has been written with data or a match has occurred

0 = A/D Result Buffer x has not been written with data

For All Other Values of CM<1:0>:

1 = A match has occurred on A/D Result Channel x

0 = No match has occurred on A/D Result Channel x

Note 1: Unimplemented channels are read as '0'.

### REGISTER 22-7: AD1CHITL: A/D SCAN COMPARE HIT REGISTER (LOW WORD)<sup>(1)</sup>

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CHH15 CHH14		CHH13	CHH12	CHH11	CHH10	CHH9	CHH8
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
CHH7 CHH6 CH		CHH5	CHH4	CHH3	CHH2	CHH1	CHH0		
bit 7									

#### Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

#### bit 15-0 CHH<15:0>: A/D Compare Hit bits

#### If CM<1:0> = 11:

1 = A/D Result Buffer x has been written with data or a match has occurred

0 = A/D Result Buffer x has not been written with data

#### For all other values of CM<1:0>:

1 = A match has occurred on A/D Result Channel x

0 = No match has occurred on A/D Result Channel x

Note 1: Unimplemented channels are read as '0'.

# 24.0 COMPARATOR VOLTAGE REFERENCE

Note:

This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the Comparator Voltage Reference, refer to the "PIC24F Family Reference Manual", Section 20. "Comparator Module Voltage Reference Module" (DS39709).


# 24.1 Configuring the Comparator Voltage Reference

The comparator voltage reference module is controlled through the CVRCON register (Register 24-1). The comparator voltage reference provides a range of output voltages, with 32 distinct levels.

The comparator voltage reference supply voltage can come from either VDD and VSS or the external VREF+ and VREF-. The voltage source is selected by the CVRSS bit (CVRCON<5>).

The settling time of the comparator voltage reference must be considered when changing the CVREF output.

FIGURE 24-1: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM



#### TABLE 28-1: SYMBOLS USED IN OPCODE DESCRIPTIONS

Field	Description
#text	Means literal defined by "text"
(text)	Means "content of text"
[text]	Means "the location addressed by text"
{ }	Optional field or operation
<n:m></n:m>	Register bit field
.b	Byte mode selection
.d	Double-Word mode selection
.S	Shadow register select
.w	Word mode selection (default)
bit4	4-bit bit selection field (used in word addressed instructions) ∈ {015}
C, DC, N, OV, Z	MCU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero
Expr	Absolute address, label or expression (resolved by the linker)
f	File register address ∈ {0000h1FFFh}
lit1	1-bit unsigned literal ∈ {0,1}
lit4	4-bit unsigned literal ∈ {015}
lit5	5-bit unsigned literal ∈ {031}
lit8	8-bit unsigned literal ∈ {0255}
lit10	10-bit unsigned literal ∈ {0255} for Byte mode, {0:1023} for Word mode
lit14	14-bit unsigned literal ∈ {016384}
lit16	16-bit unsigned literal ∈ {065535}
lit23	23-bit unsigned literal ∈ {08388608}; LSB must be '0'
None	Field does not require an entry, may be blank
PC	Program Counter
Slit10	10-bit signed literal ∈ {-512511}
Slit16	16-bit signed literal ∈ {-3276832767}
Slit6	6-bit signed literal ∈ {-1616}
Wb	Base W register ∈ {W0W15}
Wd	Destination W register ∈ { Wd, [Wd], [Wd++], [Wd], [++Wd], [Wd] }
Wdo	Destination W register ∈ { Wnd, [Wnd], [Wnd++], [Wnd], [++Wnd], [Wnd], [Wnd+Wb] }
Wm,Wn	Dividend, Divisor working register pair (direct addressing)
Wn	One of 16 working registers ∈ {W0W15}
Wnd	One of 16 destination working registers ∈ {W0W15}
Wns	One of 16 source working registers ∈ {W0W15}
WREG	W0 (working register used in File register instructions)
Ws	Source W register ∈ { Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws] }
Wso	Source W register ∈ { Wns, [Wns], [Wns++], [Wns], [++Wns], [Wns], [Wns+Wb] }

### TABLE 28-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
TBLRDL	TBLRDL	Ws,Wd	Read Prog<15:0> to Wd	1	2	None
TBLWTH	TBLWTH	Ws, Wd	Write Ws<7:0> to Prog<23:16>	1	2	None
TBLWTL	TBLWTL	Ws, Wd	Write Ws to Prog<15:0>	1	2	None
ULNK	ULNK		Unlink Frame Pointer	1	1	None
XOR	XOR	f	f = f .XOR. WREG	1	1	N, Z
	XOR	f,WREG	WREG = f .XOR. WREG	1	1	N, Z
	XOR	#lit10,Wn	Wd = lit10 .XOR. Wd	1	1	N, Z
	XOR	Wb, Ws, Wd	Wd = Wb .XOR. Ws	1	1	N, Z
	XOR	Wb,#lit5,Wd	Wd = Wb .XOR. lit5	1	1	N, Z
ZE	ZE	Ws, Wnd	Wnd = Zero-Extend Ws	1	1	C, Z, N

TABLE 29-6: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

DC CHARACTERISTICS		Standard Operating Conditions: 1.8V to 3.6V PIC24F32KA3XX 2.0V to 5.5V PIC24FV32KA3XX Operating temperature: $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{Ta} \le +125^{\circ}\text{C}$ for Extended						
Parameter No.	Device	Typical	Max	Units		Conditions		
IDD Current								
D20	PIC24FV32KA3XX	269	450	μA	2.0V			
		465	830	μA	5.0V	0.5 MIPS,		
	PIC24F32KA3XX	200	330	μA	1.8V	Fosc = 1 MHz <sup>(1)</sup>		
		410	750	μA	3.3V			
DC22	PIC24FV32KA3XX	490	_	μA	2.0V			
		880	_	μA	5.0V	1 MIPS,		
	PIC24F32KA3XX	407	_	μA	1.8V	Fosc = 2 MHz <sup>(1)</sup>		
		800	_	μA	3.3V			
DC24	PIC24FV32KA3XX	13.0	20.0	mA	5.0V	16 MIPS,		
	PIC24F32KA3XX	12.0	18.0	mA	3.3V	Fosc = 32 MHz <sup>(1)</sup>		
DC26	PIC24FV32KA3XX	2.0	_	mA	2.0V			
		3.5	_	mA	5.0V	FRC (4 MIPS),		
	PIC24F32KA3XX	1.80	_	mA	1.8V	Fosc = 8 MHz		
		3.40	_	mA	3.3V			
DC30	PIC24FV32KA3XX PIC24F32KA3XX	48.0	250	μA	2.0V			
		75.0	450	μA	5.0V	LPRC (15.5 KIPS),		
		8.1	28	μA	1.8V	Fosc = 31 kHz		
		13.50	150	μA	3.3V			

**Legend:** Unshaded rows represent PIC24F32KA3XX devices and shaded rows represent PIC24FV32KA3XX devices.

Note 1: Oscillator is in External Clock mode (FOSCSEL<2:0> = 010, FOSC<1:0> = 00).

#### TABLE 29-20: PLL CLOCK TIMING SPECIFICATIONS

AC CHARACTERISTICS		Standard Operating Conditions: 1.8V to 3.6V PIC24F32KA3XX 2.0V to 5.5V PIC24FV32KA3XX Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{Ta} \le +125^{\circ}\text{C}$ for Extended						
Param No.	Sym	Characteristic <sup>(1)</sup>	Min	Conditions				
OS50	FPLLI	PLL Input Frequency Range	4	_	8	MHz	ECPLL, HSPLL modes, -40°C ≤ Ta ≤ +85°C	
OS51	Fsys	PLL Output Frequency Range	16	_	32	MHz	$-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$	
OS52	TLOCK	PLL Start-up Time (Lock Time)	_	1	2	ms		
OS53	DCLK	CLKO Stability (Jitter)	-2	1	2	%	Measured over a 100 ms period	

Note 1: These parameters are characterized but not tested in manufacturing.

#### TABLE 29-21: AC CHARACTERISTICS: INTERNAL RC ACCURACY

AC CHARACTERISTICS		Standard Operating Conditions: 1.8V to 3.6V PIC24F32KA3XX 2.0V to 5.5V PIC24FV32KA3XX Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extended							
Param No.	Characteristic	Min	Тур	Max	Units	Conditions			
F20	Internal FRC Accuracy @ 8 MHz <sup>(1)</sup>								
	FRC	-2	_	+2	%	+25°C	$3.0V \le VDD \le 3.6V$ , F device $3.2V \le VDD \le 5.5V$ , FV device		
		-5	_	+5	%	$-40^{\circ}\text{C} \leq \text{TA} \leq +85^{\circ}\text{C} \qquad 1.8\text{V} \leq \text{VDD} \leq 3.6\text{V}, \text{ F device} \\ 2.0\text{V} \leq \text{VDD} \leq 5.5\text{V}, \text{ FV device}$			
	LPRC @ 31 kHz <sup>(2)</sup>								
F21		-15	_	15	%				

**Note 1:** Frequency is calibrated at +25°C and 3.3V. The OSCTUN bits can be used to compensate for temperature drift.

#### TABLE 29-22: INTERNAL RC OSCILLATOR SPECIFICATIONS


AC CHARACTERISTICS		Standard Operating Conditions: 1.8V to 3.6V PIC24F32KA3XX 2.0V to 5.5V PIC24FV32KA3XX Operating temperature $-40^{\circ}\text{C} \leq \text{Ta} \leq +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \leq \text{Ta} \leq +125^{\circ}\text{C}$ for Extended					
Param No.	Sym	Characteristic <sup>(1)</sup>	Min	Тур	Max	Units	Conditions
	TFRC	FRC Start-up Time	_	5		μS	
	TLPRC	LPRC Start-up Time	_	70	_	μS	

**Note 1:** These parameters are characterized but not tested in manufacturing.

<sup>2:</sup> Data in "Typ" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

<sup>2:</sup> The change of LPRC frequency as VDD changes.


#### FIGURE 29-10: OUTPUT COMPARE x TIMINGS



#### **TABLE 29-29: OUTPUT CAPTURE REQUIREMENTS**

Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
OC11	TccR	OC1 Output Rise Time	_	10	ns	
			_	_	ns	
OC10	TccF	OC1 Output Fall Time	_	10	ns	
			_	_	ns	

FIGURE 29-11: PWM MODULE TIMING REQUIREMENTS



**TABLE 29-30: PWM TIMING REQUIREMENTS** 

Param. No.	Symbol	Characteristic	Min	Typ <sup>†</sup>	Max	Units	Conditions
OC15	TFD	Fault Input to PWM I/O Change	_	_	25	ns	VDD = 3.0V, -40°C to +125°C
OC20	TFH	Fault Input Pulse Width	50	_	_	ns	VDD = 3.0V, -40°C to +125°C

<sup>†</sup> Data in "Typ" column is at 5V, +25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

### **Worldwide Sales and Service**

#### **AMERICAS**

**Corporate Office** 

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/ support

support Web Address: www.microchip.com

Atlanta

Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

**Boston** 

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Cleveland

Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

**Dallas** 

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis Noblesville, IN

Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara

Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto

Mississauga, Ontario,

Canada

Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

**Asia Pacific Office** 

Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong

Tel: 852-2401-1200 Fax: 852-2401-3431

**Australia - Sydney** Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

**China - Hangzhou** Tel: 86-571-2819-3187 Fax: 86-571-2819-3189

**China - Hong Kong SAR** Tel: 852-2943-5100 Fax: 852-2401-3431

**China - Nanjing** Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

**China - Qingdao** Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

**China - Shanghai** Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

**China - Shenyang** Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian
Tel: 86-29-8833-7252

Fax: 86-29-8833-7256

**China - Xiamen** Tel: 86-592-2388138 Fax: 86-592-2388130

**China - Zhuhai** Tel: 86-756-3210040 Fax: 86-756-3210049

#### ASIA/PACIFIC

India - Bangalore

Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi

Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune

Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

**Japan - Osaka** Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo

Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

**Korea - Daegu** Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200

Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur

Tel: 60-3-6201-9857 Fax: 60-3-6201-9859 Malaysia - Penang

Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065

Fax: 63-2-634-9069

Singapore

Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366

Fax: 886-3-5770-955 **Taiwan - Kaohsiung** 

Tel: 886-7-213-7828 Fax: 886-7-330-9305

**Taiwan - Taipei** Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok

Tel: 66-2-694-1351 Fax: 66-2-694-1350

#### **EUROPE**

Austria - Wels

Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen

Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich

Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan

Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399

Fax: 31-416-690399

**Spain - Madrid** Tel: 34-91-708-08-90

Fax: 34-91-708-08-91 **UK - Wokingham** Tel: 44-118-921-5869

Fax: 44-118-921-5820

11/29/12