

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

## Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Details	
Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	38
Program Memory Size	32KB (11K x 24)
Program Memory Type	FLASH
EEPROM Size	512 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 16x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VQFN Exposed Pad
Supplier Device Package	44-QFN (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24fv32ka304t-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## TABLE 1-3: PIC24FV32KA304 FAMILY PINOUT DESCRIPTIONS

	F					FV							
			Pin Number					Pin Number			1		
Function	20-Pin PDIP/ SSOP/ SOIC	28-Pin SPDIP/ SSOP/ SOIC	28-Pin QFN	44-Pin QFN/ TQFP	48-Pin UQFN	20-Pin PDIP/ SSOP/ SOIC	28-Pin SPDIP/ SSOP/ SOIC	28-Pin QFN	44-Pin QFN/ TQFP	48-Pin UQFN	1/0	Buffer	Description
AN0	2	2	27	19	21	2	2	27	19	21	I	ANA	A/D Analog Inputs
AN1	3	3	28	20	22	3	3	28	20	22	Т	ANA	
AN2	4	4	1	21	23	4	4	1	21	23	I	ANA	
AN3	5	5	2	22	24	5	5	2	22	24	Т	ANA	
AN4	6	6	3	23	25	6	6	3	23	25	I	ANA	
AN5	_	7	4	24	26	_	7	4	24	26	I	ANA	
AN6	_	_	_	25	27	_	_	_	25	27	I	ANA	
AN7	_	_	_	26	28	_	—	_	26	28	I	ANA	
AN8	_	_	_	27	29	_	_	_	27	29	I	ANA	
AN9	18	26	23	15	16	18	26	23	15	16	I	ANA	
AN10	17	25	22	14	15	17	25	22	14	15	I	ANA	
AN11	16	24	21	11	12	16	24	21	11	12	Т	ANA	
AN12	15	23	20	10	11	15	23	20	10	11	Т	ANA	
AN13	7	9	6	30	33	7	9	6	30	33	Т	ANA	
AN14	8	10	7	31	34	8	10	7	31	34	I	ANA	
AN15	9	11	8	33	36	9	11	8	33	36	I	ANA	
ASCL1	-	15	12	42	46	_	15	12	42	46	I/O	l <sup>2</sup> C™	Alternate I2C1 Clock Input/Output
ASDA1	-	14	11	41	45	_	14	11	41	45	I/O	l <sup>2</sup> C	Alternate I2C1 Data Input/Output
AVDD	20	28	25	17	18	20	28	25	17	18	1	ANA	A/D Supply Pins
AVss	19	27	24	16	17	19	27	24	16	17	Т	ANA	
C1INA	8	7	4	24	26	8	7	4	24	26	1	ANA	Comparator 1 Input A (+)
C1INB	7	6	3	23	25	7	6	3	23	25	1	ANA	Comparator 1 Input B (-)
C1INC	5	5	2	22	24	5	5	2	22	24	Т	ANA	Comparator 1 Input C (+)
C1IND	4	4	1	21	23	4	4	1	21	23	I	ANA	Comparator 1 Input D (-)
C1OUT	17	25	22	14	15	17	25	22	14	15	0	—	Comparator 1 Output
C2INA	5	5	2	22	24	5	5	2	22	24	I	ANA	Comparator 2 Input A (+)
C2INB	4	4	1	21	23	4	4	1	21	23	I	ANA	Comparator 2 Input B (-)
C2INC	8	7	4	24	26	8	7	4	24	26	I	ANA	Comparator 2 Input C (+)
C2IND	7	6	3	23	25	7	6	3	23	25	I	ANA	Comparator 2 Input D (-)
C2OUT	14	20	17	7	7	11	16	13	43	47	0	—	Comparator 2 Output

## 5.5.1 PROGRAMMING ALGORITHM FOR FLASH PROGRAM MEMORY

The user can program one row of Flash program memory at a time by erasing the programmable row. The general process is as follows:

- 1. Read a row of program memory (32 instructions) and store in data RAM.
- 2. Update the program data in RAM with the desired new data.
- 3. Erase a row (see Example 5-1):
  - a) Set the NVMOPx bits (NVMCON<5:0>) to '011000' to configure for row erase. Set the ERASE (NVMCON<6>) and WREN (NVMCON<14>) bits.
  - b) Write the starting address of the block to be erased into the TBLPAG and W registers.
  - c) Write 55h to NVMKEY.
  - d) Write AAh to NVMKEY.
  - e) Set the WR bit (NVMCON<15>). The erase cycle begins and the CPU stalls for the duration of the erase cycle. When the erase is done, the WR bit is cleared automatically.

- 4. Write the first 32 instructions from data RAM into the program memory buffers (see Example 5-1).
- 5. Write the program block to Flash memory:
  - a) Set the NVMOPx bits to '011000' to configure for row programming. Clear the ERASE bit and set the WREN bit.
  - b) Write 55h to NVMKEY.
  - c) Write AAh to NVMKEY.
  - d) Set the WR bit. The programming cycle begins and the CPU stalls for the duration of the write cycle. When the write to Flash memory is done, the WR bit is cleared automatically.

For protection against accidental operations, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPS, as shown in Example 5-5.

MOV #0x4058, W0	;
MOV W0, NVMCON	; Initialize NVMCON
Init pointer to row to be ERASED	
MOV #tblpage(PROG_ADDR), W0	;
MOV W0, TBLPAG	; Initialize PM Page Boundary SFR
MOV #tbloffset(PROG_ADDR), W	0 ; Initialize in-page EA[15:0] pointer
TBLWTL W0, [W0]	; Set base address of erase block
DISI #5	; Block all interrupts
	for next 5 instructions
MOV #0x55, W0	
MOV W0, NVMKEY	; Write the 55 key
MOV #0xAA, W1	;
MOV W1, NVMKEY	; Write the AA key
BSET NVMCON, #WR	; Start the erase sequence
NOP	; Insert two NOPs after the erase
NOP	; command is asserted

#### EXAMPLE 5-1: ERASING A PROGRAM MEMORY ROW – ASSEMBLY LANGUAGE CODE

## EXAMPLE 5-2: ERASING A PROGRAM MEMORY ROW – 'C' LANGUAGE CODE

```
// C example using MPLAB C30
   int attribute ((space(auto psv))) progAddr = 0x1234; // Global variable located in Pgm Memory
   unsigned int offset;
//Set up pointer to the first memory location to be written
   TBLPAG = __builtin_tblpage(&progAddr);
                                                         // Initialize PM Page Boundary SFR
   offset = __builtin_tbloffset(&progAddr);
                                                         // Initialize lower word of address
   builtin tblwtl(offset, 0x0000);
                                                          // Set base address of erase block
                                                          // with dummy latch write
   NVMCON = 0 \times 4058;
                                                          // Initialize NVMCON
   asm("DISI #5");
                                                           // Block all interrupts for next 5
                                                           // instructions
    builtin write NVM();
                                                          // C30 function to perform unlock
                                                           // sequence and set WR
```

#### EXAMPLE 5-3: LOADING THE WRITE BUFFERS – ASSEMBLY LANGUAGE CODE

;	Set up NVMCO	N for row programming operatio	ns
	MOV	#0x4004, W0	;
	MOV	W0, NVMCON	; Initialize NVMCON
;	Set up a poi	nter to the first program memo	ry location to be written
;	program memo	ry selected, and writes enable	d
	MOV	#0x0000, W0	;
	MOV	W0, TBLPAG	; Initialize PM Page Boundary SFR
	MOV	#0x6000, W0	; An example program memory address
;	Perform the	TBLWT instructions to write th	e latches
;	Oth_program_		
	MOV	#LOW_WORD_0, W2	;
	MOV	#HIGH_BYTE_0, W3	;
		W2, [W0]	; Write PM low word into program latch
	TBLWTH	W3, [W0++]	; Write PM high byte into program latch
;	lst_program_		
	MOV	#LOW_WORD_1, W2	;
		#HIGH_BYTE_1, W3	;
		W2, [W0]	; Write PM low word into program latch
		W3, [W0++]	; Write PM high byte into program latch
;	2nd_program	—	
	MOV	#LOW_WORD_2, W2	;
	MOV	<pre>#HIGH_BYTE_2, W3</pre>	
		W2, [W0]	; Write PM low word into program latch
	TBLWTH	W3, [W0++]	; Write PM high byte into program latch
	•		
	•		
Ι.	-	trand	
'	32nd_program MOV		
	MOV	#LOW_WORD_31, W2 #HIGH BYTE 31, W3	;
		W2, [W0]	; ; Write PM low word into program latch
		W2, [W0] W3, [W0]	; Write PM high byte into program latch
	חואתמו	M2, [M0]	, write in high byte into program fatch

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0				
U2TXIE	U2RXIE	INT2IE	T5IE	T4IE		OC3IE					
bit 15	1						bit 8				
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
_	—		INT1IE	CNIE	CMIE	MI2C1IE	SI2C1IE				
bit 7							bit (				
Legend:											
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	own				
bit 15	U2TXIE: UAR	RT2 Transmitter	Interrupt Ena	ble bit							
		equest is enab									
	•	equest is not e									
bit 14		RT2 Receiver Ir	•	e bit							
	•	equest is enab									
<b>h</b> it 40		equest is not e									
bit 13	INT2IE: External Interrupt 2 Enable bit 1 = Interrupt request is enabled										
		equest is enab									
bit 12		Interrupt Enabl									
	1 = Interrupt request is enabled										
		equest is not e									
bit 11	T4IE: Timer4	Interrupt Enabl	e bit								
	•	equest is enab									
	-	equest is not e									
bit 10	-	ted: Read as '									
bit 9	OC3IE: Output Compare 3 Interrupt Enable bit										
		equest is enab									
bit 8-5	-	equest is not e <b>ted:</b> Read as '									
bit 4	-	nal Interrupt 1									
		request is enab									
		request is not e									
bit 3	CNIE: Input C	Change Notifica	tion Interrupt	Enable bit							
	-	equest is enab	=								
	0 = Interrupt r	equest is not e	nabled								
bit 2	CMIE: Compa	arator Interrupt	Enable bit								
	•	equest is enab									
		equest is not e									
bit 1		ster I2C1 Even	-	able bit							
	•	equest is enab									
hit 0		equest is not e		lo hit							
bit 0		ve I2C1 Event I									
	⊥ – menupt r	equest is enab	nabled								

## REGISTER 8-12: IEC1: INTERRUPT ENABLE CONTROL REGISTER 1

R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0		
T4IP2	T4IP1	T4IP0	—	_	—	_		
						bit 8		
<b>D</b> 444 4	<b>D</b> 444.0	<b>D</b> 444 0						
	-	-	0-0	U-0	U-0	U-0		
OC3IP2	OC3IP1	OC3IP0	—	—	—	_		
						bit 0		
hit.	VV - VVritabla	<b></b> ;+		opted bit rec	d aa '0'			
		DIL						
POR	"1" = Bit is set		$0^{\circ} = Bit is clea$	ired	x = Bit is unknown			
Unimplemen	ted: Read as '	)'						
<b>T4IP&lt;2:0&gt;:</b> ⊺	imer4 Interrupt	Priority bits						
111 = Interru	pt is Priority 7 (	highest priority	interrupt)					
•								
•	at in Driarity 1							
		abled						
•			ntorrunt Driority	hito				
	<ul> <li>:0&gt;: Output Compare Channel 3 Interrupt Priority bits</li> <li>errupt is Priority 7 (highest priority interrupt)</li> </ul>							
		a the late of the set of the set of the	· · · · · · · · · · · · · · · · · · ·					
		highest priority	interrupt)					
		highest priority	interrupt)					
111 = Interru	pt is Priority 7 (	highest priority	v interrupt)					
111 = Interru	pt is Priority 7 (		r interrupt)					
	R/W-1 OC3IP2 bit POR Unimplemen T4IP<2:0>: T 111 = Interru 001 = Interru 000 = Interru	R/W-1       R/W-0         OC3IP2       OC3IP1         e bit       W = Writable I         POR       '1' = Bit is set         Unimplemented: Read as '0         T4IP<2:0>: Timer4 Interrupt         111 = Interrupt is Priority 7 (I         .         001 = Interrupt is Priority 1         000 = Interrupt source is disa	R/W-1       R/W-0       R/W-0         OC3IP2       OC3IP1       OC3IP0         e bit       W = Writable bit         POR       '1' = Bit is set         Unimplemented: Read as '0'         T4IP<2:0>: Timer4 Interrupt Priority bits         111 = Interrupt is Priority 7 (highest priority	R/W-1       R/W-0       R/W-0       U-0         OC3IP2       OC3IP1       OC3IP0       —         e bit       W = Writable bit       U = Unimplemented         POR       '1' = Bit is set       '0' = Bit is clear         Unimplemented:       Read as '0'         T4IP<2:0>:       Timer4 Interrupt Priority bits         111 = Interrupt is Priority 7 (highest priority interrupt)         .         001 = Interrupt is Priority 1         000 = Interrupt source is disabled	R/W-1       R/W-0       R/W-0       U-0         OC3IP2       OC3IP1       OC3IP0       —         e bit       W = Writable bit       U = Unimplemented bit, rea         POR       '1' = Bit is set       '0' = Bit is cleared         Unimplemented:       Read as '0'         T4IP<2:0>:       Timer4 Interrupt Priority bits         111 = Interrupt is Priority 7 (highest priority interrupt)         .         001 = Interrupt is Priority 1         000 = Interrupt source is disabled	R/W-1       R/W-0       R/W-0       U-0       U-0       U-0         OC3IP2       OC3IP1       OC3IP0            e bit       W = Writable bit       U = Unimplemented bit, read as '0'         POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unkn         Unimplemented:       Read as '0'         T4IP<2:0>:       Timer4 Interrupt Priority bits         111 = Interrupt is Priority 7 (highest priority interrupt)         .         .         001 = Interrupt is Priority 1         000 = Interrupt source is disabled		

REGISTER	8-25: IPC8:	INTERRUPT	PRIORITY (	CONTROL RE	GISTER 8				
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
_	—	—	—	—	—	—	—		
bit 15							bit 8		
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0		
—	SPI2IP2	SPI2IP1	SPI2IP0	—	SPF2IP2	SPF2IP1	SPF2IP0		
bit 7							bit 0		
Legend:									
R = Readable bit W = Writable bit			oit	U = Unimplemented bit, read as '0'					
-n = Value at POR		'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown			
bit 15-7	Unimplemen	ted: Read as 'o	)'						
bit 6-4	SPI2IP<2:0>:	SPI2 Event Int	errupt Priority	bits					

## REGISTER 9-1: OSCCON: OSCILLATOR CONTROL REGISTER (CONTINUED)

bit 7	CLKLOCK: Clock Selection Lock Enabled bit	
	If FSCM is enabled (FCKSM1 = <u>1):</u>	
	1 = Clock and PLL selections are locked	
	0 = Clock and PLL selections are not locked and may be modified by setting the OSWEN bit	
	If FSCM is disabled (FCKSM1 = 0):	
	Clock and PLL selections are never locked and may be modified by setting the OSWEN bit.	
bit 6	Unimplemented: Read as '0'	
bit 5	LOCK: PLL Lock Status bit <sup>(2)</sup>	
	1 = PLL module is in lock or PLL module start-up timer is satisfied	
	0 = PLL module is out of lock, PLL start-up timer is running or PLL is disabled	
bit 4	Unimplemented: Read as '0'	
bit 3	CF: Clock Fail Detect bit	
	1 = FSCM has detected a clock failure	
	0 = No clock failure has been detected	
bit 2	SOSCDRV: Secondary Oscillator Drive Strength bit <sup>(3)</sup>	
	1 = High-power SOSC circuit is selected	
	0 = Low/high-power select is done via the SOSCSRC Configuration bit	
bit 1	SOSCEN: 32 kHz Secondary Oscillator (SOSC) Enable bit	
	1 = Enables the secondary oscillator	
	0 = Disables the secondary oscillator	
bit 0	OSWEN: Oscillator Switch Enable bit	
	1 = Initiates an oscillator switch to the clock source specified by the NOSC<2:0> bits	
	0 = Oscillator switch is complete	
Note 1:	Reset values for these bits are determined by the FNOSCx Configuration bits.	

- 2: This bit also resets to '0' during any valid clock switch or whenever a non-PLL Clock mode is selected.
  - **3:** When SOSC is selected to run from a digital clock input, rather than an external crystal (SOSCSRC = 0), this bit has no effect.

## **10.0 POWER-SAVING FEATURES**

Note:	This data sheet summarizes the features of this group of PIC24F devices. It is not
	intended to be a comprehensive refer-
	ence source. For more information, refer
	to the "PIC24F Family Reference
	Manual", "Section 39. Power-Saving
	Features with Deep Sleep" (DS39727).

The PIC24FV32KA304 family of devices provides the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of circuits being clocked constitutes lower consumed power. All PIC24F devices manage power consumption in four different ways:

- Clock Frequency
- Instruction-Based Sleep, Idle and Deep Sleep modes
- · Software Controlled Doze mode
- Selective Peripheral Control in Software

Combinations of these methods can be used to selectively tailor an application's power consumption, while still maintaining critical application features, such as timing-sensitive communications.

## 10.1 Clock Frequency and Clock Switching

PIC24F devices allow for a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or high-precision oscillators by simply changing the NOSCx bits. The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in **Section 9.0** "Oscillator Configuration".

## 10.2 Instruction-Based Power-Saving Modes

PIC24F devices have two special power-saving modes that are entered through the execution of a special PWRSAV instruction. Sleep mode stops clock operation and halts all code execution; Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. Deep Sleep mode stops clock operation, code execution and all peripherals, except RTCC and DSWDT. It also freezes I/O states and removes power to SRAM and Flash memory. The assembly syntax of the PWRSAV instruction is shown in Example 10-1.

Note: SLEEP\_MODE and IDLE\_MODE are constants defined in the assembler include file for the selected device.

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to "wake-up".

## 10.2.1 SLEEP MODE

Sleep mode includes these features:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption will be reduced to a minimum provided that no I/O pin is sourcing current.
- The I/O pin directions and states are frozen.
- The Fail-Safe Clock Monitor does not operate during Sleep mode since the system clock source is disabled.
- The LPRC clock will continue to run in Sleep mode if the WDT or RTCC with LPRC as the clock source is enabled.
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode.
- Some device features or peripherals may continue to operate in Sleep mode. This includes items, such as the Input Change Notification on the I/O ports, or peripherals that use an external clock input. Any peripheral that requires the system clock source for its operation will be disabled in Sleep mode.

The device will wake-up from Sleep mode on any of these events:

- On any interrupt source that is individually enabled
- · On any form of device Reset
- · On a WDT time-out

On wake-up from Sleep, the processor will restart with the same clock source that was active when Sleep mode was entered.

EXAMPLE 10-1: PWRSAV INSTRUCTION SYNTAX

PWRSAV	#SLEEP_MODE	;	Put the device into SLEEP mode
PWRSAV	#IDLE_MODE	;	Put the device into IDLE mode
BSET	DSCON, #DSEN	;	Enable Deep Sleep
PWRSAV	#SLEEP_MODE	;	Put the device into Deep SLEEP mode

## 11.2.2 I/O PORT WRITE/READ TIMING

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically, this instruction would be a NOP.

## 11.3 Input Change Notification (ICN)

The Input Change Notification function of the I/O ports allows the PIC24FV32KA304 family of devices to generate interrupt requests to the processor in response to a Change-of-State (COS) on selected input pins. This feature is capable of detecting input Change-of-States, even in Sleep mode, when the clocks are disabled. Depending on the device pin count, there are up to 23 external signals (CN0 through CN22) that may be selected (enabled) for generating an interrupt request on a Change-of-State.

There are six control registers associated with the ICN module. The CNEN1 and CNEN2 registers contain the interrupt enable control bits for each of the CN input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

Each CN pin also has a weak pull-up/pull-down connected to it. The pull-ups act as a current source that is connected to the pin. The pull-downs act as a current sink to eliminate the need for external resistors when push button or keypad devices are connected.

On any pin, only the pull-up resistor or the pull-down resistor should be enabled, but not both of them. If the push button or the keypad is connected to VDD, enable the pull-down, or if they are connected to VSS, enable the pull-up resistors. The pull-ups are enabled separately, using the CNPU1 and CNPU2 registers, which contain the control bits for each of the CN pins.

Setting any of the control bits enables the weak pull-ups for the corresponding pins. The pull-downs are enabled separately, using the CNPD1 and CNPD2 registers, which contain the control bits for each of the CN pins. Setting any of the control bits enables the weak pull-downs for the corresponding pins.

When the internal pull-up is selected, the pin uses VDD as the pull-up source voltage. When the internal pull-down is selected, the pins are pulled down to Vss by an internal resistor. Make sure that there is no external pull-up source/pull-down sink when the internal pull-ups/pull-downs are enabled.

**Note:** Pull-ups and pull-downs on Change Notification pins should always be disabled whenever the port pin is configured as a digital output.

## EXAMPLE 11-1: PORT WRITE/READ EXAMPLE

MOV 0xFF00, W0; MOV W0, TRISB;	//Configure PORTB<15:8> as inputs and PORTB<7:0> as outputs $\$
NOP;	//Delay 1 cycle
BTSS PORTB, #13;	//Next Instruction
Equivalent <b>`</b> C' Code	
TRISB = 0xFF00;	//Configure PORTB<15:8> as inputs and PORTB<7:0> as outputs
NOP();	//Delay 1 cycle
if(PORTBbits.RB13 == 1)	// execute following code if PORTB pin 13 is set.
{	
}	

## EQUATION 16-1: RELATIONSHIP BETWEEN DEVICE AND SPIX CLOCK SPEED<sup>(1)</sup>

FCY

FSCK = Primary Prescaler \* Secondary Prescaler

**Note 1:** Based on FCY = FOSC/2; Doze mode and PLL are disabled.

## TABLE 16-1: SAMPLE SCKx FREQUENCIES<sup>(1,2)</sup>

Fcy = 16 MHz		Secondary Prescaler Settings					
	1:1	2:1	4:1	6:1	8:1		
Primary Prescaler Settings	1:1	Invalid	8000	4000	2667	2000	
	4:1	4000	2000	1000	667	500	
	16:1	1000	500	250	167	125	
64:1		250	125	63	42	31	
Fcy <b>= 5 MHz</b>							
Primary Prescaler Settings	1:1	5000	2500	1250	833	625	
	4:1	1250	625	313	208	156	
	16:1	313	156	78	52	39	
	64:1	78	39	20	13	10	


**Note 1:** Based on Fcy = Fosc/2; Doze mode and PLL are disabled.

2: SCKx frequencies are indicated in kHz.

## 17.3 Setting Baud Rate When Operating as a Bus Master

To compute the Baud Rate Generator (BRG) reload value, use Equation 17-1.

## EQUATION 17-1: COMPUTING BAUD RATE RELOAD VALUE<sup>(1)</sup>



## TABLE 17-1: I<sup>2</sup>C<sup>™</sup> CLOCK RATES<sup>(1)</sup>

## 17.4 Slave Address Masking

The I2CxMSK register (Register 17-3) designates address bit positions as "don't care" for both 7-Bit and 10-Bit Addressing modes. Setting a particular bit location (= 1) in the I2CxMSK register causes the slave module to respond, whether the corresponding address bit value is '0' or '1'. For example, when I2CxMSK is set to '00100000', the slave module will detect both addresses: '0000000' and '00100000'.

To enable address masking, the Intelligent Peripheral Management Interface (IPMI) must be disabled by clearing the IPMIEN bit (I2C1CON<11>).

**Note:** As a result of changes in the I<sup>2</sup>C protocol, the addresses in Table 17-2 are reserved and will not be Acknowledged in Slave mode. This includes any address mask settings that include any of these addresses.

Required	_	I2CxB	RG Value	Actual
System Fsc∟	Fcy	(Decimal)	(Hexadecimal)	FSCL
100 kHz	16 MHz	157	9D	100 kHz
100 kHz	8 MHz	78	4E	100 kHz
100 kHz	4 MHz	39	27	99 kHz
400 kHz	16 MHz	37	25	404 kHz
400 kHz	8 MHz	18	12	404 kHz
400 kHz	4 MHz	9	9	385 kHz
400 kHz	2 MHz	4	4	385 kHz
1 MHz	16 MHz	13	D	1.026 MHz
1 MHz	8 MHz	6	6	1.026 MHz
1 MHz	4 MHz	3	3	0.909 MHz

Note 1: Based on Fcy = Fosc/2; Doze mode and PLL are disabled.

## TABLE 17-2: $I^2C^{TM}$ RESERVED ADDRESSES<sup>(1)</sup>

Slave Address	R/W Bit	Description
0000 000	0	General Call Address <sup>(2)</sup>
0000 000	1	Start Byte
0000 001	х	CBus Address
0000 010	х	Reserved
0000 011	х	Reserved
0000 1xx	х	HS Mode Master Code
1111 1xx	х	Reserved
1111 0xx	х	10-Bit Slave Upper Byte <sup>(3)</sup>

Note 1: The address bits listed here will never cause an address match, independent of the address mask settings.

2: This address will be Acknowledged only if GCEN = 1.

3: A match on this address can only occur on the upper byte in 10-Bit Addressing mode.


## 20.1 User Interface

## 20.1.1 POLYNOMIAL INTERFACE

The CRC module can be programmed for CRC polynomials of up to the 32nd order, using up to 32 bits. Polynomial length, which reflects the highest exponent in the equation, is selected by the PLEN<4:0> bits (CRCCON2<4:0>).

The CRCXORL and CRCXORH registers control which exponent terms are included in the equation. Setting a particular bit includes that exponent term in the equation. Functionally, this includes an XOR operation on the corresponding bit in the CRC engine. Clearing this bit disables the XOR.

For example, consider two CRC polynomials, one is a 16-bit equation and the other is a 32-bit equation:



To program these polynomials into the CRC generator, set the register bits, as shown in Table 20-1.

Note that the appropriate positions are set to '1' to indicate that they are used in the equation (for example, X26 and X23). The 0 bit required by the equation is always XORed; thus, X0 is a don't care. For a polynomial of length, N, it is assumed that the *N*th bit will always be used, regardless of the bit setting. Therefore, for a polynomial length of 32, there is no 32nd bit in the CRCXOR register.

## 20.1.2 DATA INTERFACE

The module incorporates a FIFO that works with a variable data width. Input data width can be configured to any value, between 1 and 32 bits, using the DWIDTH<4:0> bits (CRCCON2<12:8>). When the data width is greater than 15, the FIFO is 4 words deep. When the DWIDTHx value is between 15 and 8, the FIFO is 8 words deep. When the DWIDTHx value is less than 8, the FIFO is 16 words deep.

The data for which the CRC is to be calculated must first be written into the FIFO. Even if the data width is less than 8, the smallest data element that can be written into the FIFO is one byte. For example, if the DWIDTHx value is 5, then the size of the data is DWIDTHx + 1 or 6. The data is written as a whole byte; the two unused upper bits are ignored by the module.

Once data is written into the MSb of the CRCDAT registers (that is, MSb as defined by the data width), the value of the VWORD<4:0> bits (CRCCON1<12:8>) increments by one. For example, if the DWIDTHx value is 24, the VWORDx bits will increment when bit 7 of CRCDATH is written. Therefore, CRCDATL must always be written before CRCDATH.

The CRC engine starts shifting data when the CRCGO bit is set and the value of the VWORDx bits is greater than zero. Each word is copied out of the FIFO into a buffer register, which decrements VWORDx. The data is then shifted out of the buffer. The CRC engine continues shifting at a rate of two bits per instruction cycle until the VWORDx value reaches zero. This means that for a given data width, it takes half that number of instructions for each word to complete the calculation. For example, it takes 16 cycles to calculate the CRC for a single word of 32-bit data.

When the VWORDx value reaches the maximum value for the configured value of DWIDTHx (4, 8 or 16), the CRCFUL bit becomes set. When the VWORDx value reaches zero, the CRCMPT bit becomes set. The FIFO is emptied and the VWORD<4:0> bits are set to '00000' whenever CRCEN is '0'.

At least one instruction cycle must pass, after a write to CRCDAT, before a read of the VWORDx bits is done.

CRC Control	Bit Values				
Bits	16-Bit Polynomial	32-Bit Polynomial			
PLEN<4:0>	01111	11111			
X<31:16>	0000 0000 0000 000x	0000 0100 1100 0001			
X<15:0>	0001 0000 0010 000x	0001 1101 1011 011x			

TABLE 20-1: CRC SETUP EXAMPLES FOR 16 AND 32-BIT POLYNOMIAL

To perform an A/D conversion:

- 1. Configure the A/D module:
  - a) Configure the port pins as analog inputs and/or select band gap reference inputs (ANS<12:10>, ANS<5:0>).
  - b) Select voltage reference source to match the expected range on the analog inputs (AD1CON2<15:13>).
  - c) Select the analog conversion clock to match the desired data rate with the processor clock (AD1CON3<7:0>).
  - d) Select the appropriate sample/conversion sequence (AD1CON1<7:4> and AD1CON3<12:8>).
  - e) Select how conversion results are presented in the buffer (AD1CON1<9:8>).
  - f) Select the interrupt rate (AD1CON2<6:2>).
  - g) Turn on the A/D module (AD1CON1<15>).
- 2. Configure the A/D interrupt (if required):
  - a) Clear the AD1IF bit.
  - b) Select the A/D interrupt priority.

To perform an A/D sample and conversion using Threshold Detect scanning:

- 1. Configure the A/D module:
  - a) Configure the port pins as analog inputs (ANS<12:10>, ANS<5,0>).
  - b) Select the voltage reference source to match the expected range on the analog inputs (AD1CON2<15:13>).
  - c) Select the analog conversion clock to match the desired data rate with the processor clock (AD1CON3<7:0>).
  - d) Select the appropriate sample/conversion sequence (AD1CON1<7:4>, AD1CON3<12:8>).
  - Select how the conversion results are presented in the buffer (AD1CON1<9:8>).
  - f) Select the interrupt rate (AD1CON2<6:2>).
- 2. Configure the threshold compare channels:
  - a) Enable auto-scan ASEN bit (AD1CON5<15>).
  - b) Select the Compare mode, "Greater Than, Less Than or Windowed" – CMx bits (AD1CON5<1:0>).
  - c) Select the threshold compare channels to be scanned (ADCSSH, ADCSSL).
  - d) If the CTMU is required as a current source for a threshold compare channel, enable the corresponding CTMU channel (ADCCTMUENH, ADCCTMUENL).
  - e) Write the threshold values into the corresponding ADC1BUFn registers.
  - f) Turn on the A/D module (AD1CON1<15>).

Note: If performing an A/D sample and conversion using Threshold Detect in Sleep Mode, the RC A/D clock source must be selected before entering into Sleep mode.

- 3. Configure the A/D interrupt (OPTIONAL):
  - a) Clear the AD1IF bit.
  - b) Select the A/D interrupt priority.


R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CH0NB2	CH0NB1	CH0NB0	CH0SB4	CH0SB3	CH0SB2	CH0SB1	CH0SB0
bit 15	·	·			·		bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CH0NA2	CH0NA1	CH0NA0	CH0SA4	CH0SA3	CH0SA2	CH0SA1	CH0SA0
bit 7	I				1		bit
Legend:							
R = Readabl	le bit	W = Writable I	bit	U = Unimplen	nented bit, read	l as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-13	CH0NB<2:0> 111 = AN6 <sup>(1)</sup> 110 = AN5 <sup>(2)</sup> 101 = AN4 100 = AN3 011 = AN2 010 = AN1 001 = AN0 000 = AVss		annel 0 Negati	ve Input Select	bits		
bit 12-8	CH0SB<4:0>	S/H Amplifier	Positive Input	Select for MUX	B Multiplexer	Setting bits	
bit 12-8	11111 = Unit 11110 = AVC 11101 = AVS 11100 = Upp 11011 = Low 11010 = Inte 11001-1001 10001 = No	S ser guardband ra ver guardband ra rnal Band Gap I 0 = Unimplement channels are co channels are co 15 14 13 12 11 10 5 5 (1) 5 (1) 5 (2) 4 3 2 1	ail (0.785 * Vor ail (0.215 * Vor ail (0.215 * Vor Reference (VB nted, do not us nnected, all in	⊃) ⊃) G) <b>(3)</b> se puts are floating	g (used for CTN	MU)	e sensor inpu
	11111 = Unit         11101 = AVS         11101 = Low         1100 = Upp         1011 = Low         1000 = Inte         10001 = Inte         10001 = No         00110 = AN         01101 = AN         01101 = AN         01011 = AN         01011 = AN         01011 = AN         01011 = AN         01001 = AN         01010 = AN         01011 = AN         01010 = AN         01011 = AN         01010 = AN         01011 = AN         01011 = AN         01010 = AN         01011 = AN         00101 = AN         00011 = AN         00011 = AN         00011 = AN         00001 = AN	mplemented, do bo ser guardband ra rnal Band Gap I 0 = Unimplementchannels are cochannels are cochannels are co15141312111055(1)55(1)55(2)4321	ail (0.785 * Vor ail (0.215 * Vor Reference (Ve nted, do not us nnected, all in nnected, all in nnected, all in	D) D) G) <sup>(3)</sup> Se puts are floating puts are floating	g (used for CTN g (used for CTN	MU)	e sensor inpu
bit 12-8 bit 7-5 bit 4-0	11111 = Unit         11101 = AVS         11101 = Low         1100 = Upp         1001 = Low         1000 = Inte         10001 = NO         10000 = NO         0111 = AN <sup>2</sup> 0110 = AN <sup>2</sup> 0110 = AN <sup>2</sup> 0101 = AN <sup>2</sup> 0101 = AN <sup>2</sup> 0101 = AN <sup>2</sup> 0100 = AN <sup>2</sup> 0101 = AN <sup>2</sup> 0100 = AN <sup>2</sup> 0101 = AN <sup>2</sup> 0101 = AN <sup>2</sup> 00101 = AN <sup>2</sup> 00010 = AN <sup>2</sup> 00001 = AN <sup>2</sup> 00000 = AN <sup>2</sup>	mplemented, do pop ser guardband ra ver guardband ra rnal Band Gap I 0 = Unimplement channels are co channels are co 15 14 13 12 11 10 9 3(1) 7(1) 5(2) 4 3 2 1 5 : Sample A Char 2 : Sample A Char 2 5 : Sample A Char 2 : Sample A Char : Sample A Ch	ail (0.785 * Vot ail (0.215 * Vot Reference (VB nted, do not us nnected, all in nnected, all in nnected, all in nnected, all in nnected, all in nnected, all in	5) 5) 6) <sup>(3)</sup> se puts are floating puts are floating ve Input Select	g (used for CTN g (used for CTN	MU)	e sensor inpu

## REGISTER 22-5: AD1CHS: A/D SAMPLE SELECT REGISTER

## 22.3 Transfer Function

The transfer functions of the A/D Converter in 12-bit resolution are shown in Figure 22-3. The difference of the input voltages, (VINH – VINL), is compared to the reference, ((VR+) - (VR-)).

- The first code transition occurs when the input voltage is ((VR+) (VR-))/4096 or 1.0 LSb.
- The 0000 0000 0001 code is centered at VR- + (1.5 \* ((VR+) (VR-))/4096).
- The '0010 0000 0000' code is centered at VREFL + (2048.5 \* ((VR+) - (VR-))/4096).
- An input voltage less than VR- + (((VR-) – (VR-))/4096) converts as '0000 0000 0000'.
- An input voltage greater than (VR-) + (4095((VR+) - (VR-))/4096) converts as '1111 1111 1111'.



## FIGURE 22-3: 12-BIT A/D TRANSFER FUNCTION

NOTES:

## 25.3 Pulse Generation and Delay


The CTMU module can also generate an output pulse with edges that are not synchronous with the device's system clock. More specifically, it can generate a pulse with a programmable delay from an edge event input to the module.

When the module is configured for pulse generation delay by setting the TGEN bit (CTMUCON<12>), the internal current source is connected to the B input of Comparator 2. A capacitor (CDELAY) is connected to the Comparator 2 pin, C2INB, and the Comparator Voltage Reference, CVREF, is connected to C2INA. CVREF is then configured for a specific trip point. The module begins to charge CDELAY when an edge event is detected. While CVREF is greater than the voltage on CDELAY, CTPLS is high.

When the voltage on CDELAY equals CVREF, CTPLS goes low. With Comparator 2 configured as the second edge, this stops the CTMU from charging. In this state event, the CTMU automatically connects to ground. The IDISSEN bit doesn't need to be set and cleared before the next CTPLS cycle.

Figure 25-3 illustrates the external connections for pulse generation, as well as the relationship of the different analog modules required. While CTED1 is shown as the input pulse source, other options are available. A detailed discussion on pulse generation with the CTMU module is provided in the "*PIC24F Family Reference Manual*".

## FIGURE 25-3: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR PULSE DELAY GENERATION



# FIGURE 29-12: I<sup>2</sup>C<sup>TM</sup> BUS START/STOP BITS TIMING CHARACTERISTICS (MASTER MODE)

## TABLE 29-31: I<sup>2</sup>C<sup>™</sup> BUS START/STOP BIT TIMING REQUIREMENTS (MASTER MODE)

AC CHARACTERISTICS				$\begin{array}{l} \mbox{Standard Operating Conditions: 2.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial)} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$				
Param No.	<sup>1</sup> Symbol Characteristic			Min <sup>(1)</sup>	Min <sup>(1)</sup> Max		Conditions	
IM30	TSU:STA	Start Condition	100 kHz mode	Tcy/2 (BRG + 1)		μS	Only relevant for	
		Setup Time	400 kHz mode	Tcy/2 (BRG + 1)	_	μS	Repeated Start	
			1 MHz mode <sup>(2)</sup>	Tcy/2 (BRG + 1)	_	μS	condition	
IM31	THD:STA	A Start Condition Hold Time	100 kHz mode	Tcy/2 (BRG + 1)	—	μS	After this period, the	
			400 kHz mode	Tcy/2 (BRG + 1)	—	μS	first clock pulse is	
			1 MHz mode <sup>(2)</sup>	Tcy/2 (BRG + 1)	—	μS	generated	
IM33	Tsu:sto	Stop Condition	100 kHz mode	TCY/2 (BRG + 1)	—	μS		
		Setup Time	400 kHz mode	Tcy/2 (BRG + 1)	—	μS		
			1 MHz mode <sup>(2)</sup>	Tcy/2 (BRG + 1)	—	μS		
IM34	THD:STO Stop Condition 100 k		100 kHz mode	Tcy/2 (BRG + 1)	—	ns		
		Hold Time	400 kHz mode	Tcy/2 (BRG + 1)	_	ns		
			1 MHz mode <sup>(2)</sup>	Tcy/2 (BRG + 1)	—	ns		

Note 1: BRG is the value of the l<sup>2</sup>C<sup>™</sup> Baud Rate Generator. Refer to Section 17.3 "Setting Baud Rate When Operating as a Bus Master" for details.

2: Maximum pin capacitance = 10 pF for all I<sup>2</sup>C pins (for 1 MHz mode only).

## FIGURE 30-30: VIL/VIH vs. VDD (OSCO, TEMPERATURES AS NOTED)






FIGURE 30-31: VIL/VIH vs. VDD (MCLR, TEMPERATURES AS NOTED)



44-Lead Plastic Quad Flat, No Lead Package (ML) - 8x8 mm Body [QFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimensio	MIN	NOM	MAX		
Contact Pitch E		0.65 BSC			
Optional Center Pad Width	W2			6.60	
Optional Center Pad Length T2				6.60	
Contact Pad Spacing C1			8.00		
Contact Pad Spacing	C2		8.00		
Contact Pad Width (X44)	X1			0.35	
Contact Pad Length (X44) Y				0.85	
Distance Between Pads	G	0.25			

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2103B