

Welcome to E-XFL.COM

Embedded - Microcontrollers - Application Specific: Tailored Solutions for Precision and Performance

#### Embedded - Microcontrollers - Application Specific

represents a category of microcontrollers designed with unique features and capabilities tailored to specific application needs. Unlike general-purpose microcontrollers, application-specific microcontrollers are optimized for particular tasks, offering enhanced performance, efficiency, and functionality to meet the demands of specialized applications.

#### What Are <u>Embedded - Microcontrollers -</u> <u>Application Specific</u>?

Application enacific microcontrollars are angineered to

#### Details

E·XFI

| Product Status          | Obsolete                                                   |
|-------------------------|------------------------------------------------------------|
| Applications            | Automotive Mirror Control                                  |
| Core Processor          | HC08                                                       |
| Program Memory Type     | FLASH (16kB)                                               |
| Controller Series       | 908E                                                       |
| RAM Size                | 512 x 8                                                    |
| Interface               | SCI, SPI                                                   |
| Number of I/O           | 13                                                         |
| Voltage - Supply        | 8V ~ 18V                                                   |
| Operating Temperature   | -40°C ~ 115°C                                              |
| Mounting Type           | Surface Mount                                              |
| Package / Case          | 54-SSOP (0.295", 7.50mm Width) Exposed Pad                 |
| Supplier Device Package | 54-SOIC-EP                                                 |
| Purchase URL            | https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mm908e626avek |
|                         |                                                            |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





Figure 2. 908E626 Simplified Internal Block Diagram

#### 908E626



### **PIN CONNECTIONS**



Figure 3. 908E626 Pin Connections

#### Table 1. 908E626 PIN DEFINITIONS

A functional description of each pin can be found in the Functional Pin Description section beginning on page 15.

| Die | Pin      | Pin Name                      | Formal Name                 | Definition                                                                                                                     |
|-----|----------|-------------------------------|-----------------------------|--------------------------------------------------------------------------------------------------------------------------------|
| MCU | 1        | PTB7/AD7/TBCH1                | Port B I/Os                 | These pins are special function, bidirectional I/O port pins that are                                                          |
|     | 2        | PTB6/AD6/TBCH0                |                             | shared with other functional modules in the MCU.                                                                               |
|     | 6        | PTB5/AD5                      |                             |                                                                                                                                |
|     | 7        | PTB4/AD4                      |                             |                                                                                                                                |
|     | 8        | PTB3/AD3                      |                             |                                                                                                                                |
|     | 11       | PTB1/AD1                      |                             |                                                                                                                                |
| MCU | 3        | PTC4/OSC1                     | Port C I/Os                 | These pins are special function, bidirectional I/O port pins that are                                                          |
|     | 4        | PTC3/OSC2                     |                             | shared with other functional modules in the MCU.                                                                               |
|     | 5        | PTC2/MCLK                     |                             |                                                                                                                                |
| MCU | 9        | IRQ                           | External Interrupt<br>Input | This pin is an asynchronous external interrupt input pin.                                                                      |
| MCU | 10       | RST                           | External Reset              | This pin is bidirectional, allowing a reset of the entire system. It is driven low when any internal reset source is asserted. |
| MCU | 12<br>13 | PTD0/TACH0/BEMF<br>PTD1/TACH1 | Port D I/Os                 | These pins are special function, bidirectional I/O port pins that are shared with other functional modules in the MCU.         |



## **ELECTRICAL CHARACTERISTICS**

#### **MAXIMUM RATINGS**

#### Table 2. MAXIMUM RATINGS

All voltages are with respect to ground unless otherwise noted. Exceeding limits on any pin may cause permanent damage to the device.

| Rating                                                               | Symbol                    | Value                                      | Unit |
|----------------------------------------------------------------------|---------------------------|--------------------------------------------|------|
| ELECTRICAL RATINGS                                                   |                           |                                            |      |
| Supply Voltage                                                       |                           |                                            | V    |
| Analog Chip Supply Voltage under Normal Operation (Steady-<br>state) | V <sub>SUP(SS)</sub>      | -0.3 to 28                                 |      |
| Analog Chip Supply Voltage under Transient Conditions <sup>(1)</sup> | V <sub>SUP(PK)</sub>      | -0.3 to 40                                 |      |
| Microcontroller Chip Supply Voltage                                  | V <sub>DD</sub>           | -0.3 to 6.0                                |      |
| Input Pin Voltage                                                    |                           |                                            | V    |
| Analog Chip                                                          | V <sub>IN(ANALOG)</sub>   | -0.3 to 5.5                                |      |
| Microcontroller Chip                                                 | V <sub>IN(MCU)</sub>      | $V_{SS}\mbox{-}0.3$ to $V_{DD}\mbox{+}0.3$ |      |
| Maximum Microcontroller Current per Pin                              |                           |                                            | mA   |
| All Pins Except VDD, VSS, PTA0:PTA6, PTC0:PTC1                       | I <sub>PIN(1)</sub>       | ±15                                        |      |
| Pins PTA0:PTA6, PTC0:PTC1                                            | I <sub>PIN(2)</sub>       | ±25                                        |      |
| Maximum Microcontroller V <sub>SS</sub> Output Current               | I <sub>MVSS</sub>         | 100                                        | mA   |
| Maximum Microcontroller V <sub>DD</sub> Input Current                | I <sub>MVDD</sub>         | 100                                        | mA   |
| LIN Supply Voltage                                                   |                           |                                            | V    |
| Normal Operation (Steady-state)                                      | V <sub>BUS(SS)</sub>      | -18 to 28                                  |      |
| Transient Conditions <sup>(1)</sup>                                  | V <sub>BUS(DYNAMIC)</sub> | 40                                         |      |
| ESD Voltage                                                          |                           |                                            | V    |
| Human Body Model <sup>(2)</sup>                                      | V <sub>ESD1</sub>         | ±3000                                      |      |
| Machine Model <sup>(3)</sup>                                         | V <sub>ESD2</sub>         | ±150                                       |      |
| Charge Device Model <sup>(4)</sup>                                   | V <sub>ESD3</sub>         | ±500                                       |      |

Notes

1. Transient capability for pulses with a time of t < 0.5 sec.

2. ESD1 testing is performed in accordance with the Human Body Model ( $C_{ZAP}$  = 100 pF,  $R_{ZAP}$  = 1500  $\Omega$ ).

3. ESD2 testing is performed in accordance with the Machine Model ( $C_{ZAP}$  = 200 pF,  $R_{ZAP}$  = 0  $\Omega$ ).

4. ESD3 testing is performed in accordance with Charge Device Model, robotic (C<sub>ZAP</sub>=4.0 pF).



#### STATIC ELECTRICAL CHARACTERISTICS

#### Table 3. STATIC ELECTRICAL CHARACTERISTICS

All characteristics are for the analog chip only. Refer to the 68HC908EY16 datasheet for characteristics of the microcontroller chip. Characteristics noted under conditions 9.0 V  $\leq$  V<sub>SUP</sub>  $\leq$  16 V, -40 °C  $\leq$  T<sub>J</sub>  $\leq$  135 °C, unless otherwise noted. Typical values noted reflect the approximate parameter mean at T<sub>A</sub> = 25 °C under nominal conditions, unless otherwise noted.

| Characteristic                                                                                                                                                         | Symbol                             | Min       | Тур | Max      | Unit |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------|-----------|-----|----------|------|
| SUPPLY VOLTAGE                                                                                                                                                         |                                    |           |     |          |      |
| Nominal Operating Voltage                                                                                                                                              | V <sub>SUP</sub>                   | 8.0       | -   | 18       | V    |
| SUPPLY CURRENT                                                                                                                                                         | •                                  |           | •   |          |      |
| NORMAL Mode<br>V <sub>SUP</sub> = 12 V, Power Die ON (PSON=1), MCU Operating Using<br>Internal Oscillator at 32 MHz (8.0 MHz Bus Frequency), SPI, ESCI,<br>ADC Enabled | I <sub>RUN</sub>                   | _         | 20  | _        | mA   |
| STOP Mode <sup>(9)</sup><br>V <sub>SUP</sub> = 12 V, Cyclic Wake-up Disabled                                                                                           | I <sub>STOP</sub>                  | -         | -   | 75       | μΑ   |
| DIGITAL INTERFACE RATINGS (ANALOG DIE)                                                                                                                                 |                                    |           | •   |          |      |
| Output Pins RST_A, IRQ_A<br>Low State Output Voltage (I <sub>OUT</sub> = -1.5 mA)<br>High State Output Voltage (I <sub>OUT</sub> = 1.0 μA)                             | V <sub>OL</sub><br>V <sub>OH</sub> | -<br>3.85 | -   | 0.4      | V    |
| Output Pins BEMF, RXD<br>Low State Output Voltage (I <sub>OUT</sub> = -1.5 mA)<br>High State Output Voltage (I <sub>OUT</sub> = 1.5 mA)                                | V <sub>OL</sub><br>V <sub>OH</sub> | -<br>3.85 |     | 0.4      | V    |
| Output Pin RXD- Capacitance (10)                                                                                                                                       | C <sub>IN</sub>                    | _         | 4.0 | _        | pF   |
| Input Pins RST_A, FGEN, SS<br>Input Logic Low Voltage<br>Input Logic High Voltage                                                                                      | V <sub>IL</sub><br>V <sub>IH</sub> | -<br>3.5  |     | 1.5<br>- | V    |
| Input Pins RST_A, FGEN, SS-Capacitance <sup>(10)</sup>                                                                                                                 | C <sub>IN</sub>                    | -         | 4.0 | -        | pF   |
| Pins RST_A, IRQ_A–Pull-up Resistor                                                                                                                                     | R <sub>PULLUP1</sub>               | -         | 10  | -        | kΩ   |
| Pin SS–Pull-up Resistor                                                                                                                                                | R <sub>PULLUP2</sub>               | -         | 60  | -        | kΩ   |
| Pins FGEN, MOSI, SPSCK–Pull-down Resistor                                                                                                                              | R <sub>PULLDOWN</sub>              | -         | 60  | -        | kΩ   |
| Pin TXD-Pull-up Current Source                                                                                                                                         | I <sub>PULLUP</sub>                | -         | 35  | -        | μA   |

Notes

9. STOP mode current will increase if  $V_{SUP}$  exceeds 15 V.

10. This parameter is guaranteed by process monitoring but is not production tested.



#### Table 3. STATIC ELECTRICAL CHARACTERISTICS (continued)

All characteristics are for the analog chip only. Refer to the 68HC908EY16 datasheet for characteristics of the microcontroller chip. Characteristics noted under conditions 9.0 V  $\leq$  V<sub>SUP</sub>  $\leq$  16 V, -40 °C  $\leq$  T<sub>J</sub>  $\leq$  135 °C, unless otherwise noted. Typical values noted reflect the approximate parameter mean at T<sub>A</sub> = 25 °C under nominal conditions, unless otherwise noted.

| Characteristic                                                                 | Symbol                   | Min                   | Тур                 | Max                 | Unit |
|--------------------------------------------------------------------------------|--------------------------|-----------------------|---------------------|---------------------|------|
| LIN PHYSICAL LAYER                                                             |                          |                       |                     |                     |      |
| Output Low Level                                                               | V <sub>LIN-LOW</sub>     |                       |                     |                     | V    |
| TXD LOW, 500 $\Omega$ Pull-up to V_{SUP}                                       |                          | -                     | -                   | 1.4                 |      |
| Output High Level                                                              | V <sub>LIN-HIGH</sub>    |                       |                     |                     | V    |
| TXD HIGH, I <sub>OUT</sub> = 1.0 μA                                            |                          | V <sub>SUP</sub> -1.0 | -                   | -                   |      |
| Pull-up Resistor to V <sub>SUP</sub>                                           | R <sub>SLAVE</sub>       | 20                    | 30                  | 60                  | kΩ   |
| Leakage Current to GND                                                         | IBUS_PAS_REC             |                       |                     |                     | μA   |
| Recessive State (-0.5 V < $V_{LIN}$ < $V_{SUP}$ )                              |                          | 0.0                   | -                   | 20                  |      |
| Leakage Current to GND (V <sub>SUP</sub> Disconnected)                         |                          |                       |                     |                     | μA   |
| Including Internal Pull-up Resistor, V <sub>LIN</sub> @ -18 V                  | I <sub>BUS_NO_GND</sub>  | -                     | -600                | -                   |      |
| Including Internal Pull-up Resistor, V <sub>LIN</sub> @ +18 V                  | I <sub>BUS</sub>         | -                     | 25                  | -                   |      |
| LIN Receiver                                                                   |                          |                       |                     |                     | V    |
| Recessive                                                                      | V <sub>IH</sub>          | 0.6V <sub>LIN</sub>   | -                   | V <sub>SUP</sub>    |      |
| Dominant                                                                       | V <sub>IL</sub>          | 0                     | -                   | 0.4V <sub>LIN</sub> |      |
| Threshold                                                                      | VITH                     | -                     | V <sub>SUP</sub> /2 | -                   |      |
| Input Hysteresis                                                               | V <sub>IHY</sub>         | 0.01V <sub>SUP</sub>  | -                   | 0.1V <sub>SUP</sub> |      |
| LIN Wake-up Threshold                                                          | V <sub>WTH</sub>         | _                     | V <sub>SUP</sub> /2 | _                   | V    |
| HALF-BRIDGE OUTPUTS (HB1:HB4)                                                  |                          |                       |                     |                     | L    |
| Switch ON Resistance @ $T_J$ = 25 °C with $I_{LOAD}$ = 1.0 A                   |                          |                       |                     |                     | mΩ   |
| High Side                                                                      | R <sub>DS(ON)HB_HS</sub> | -                     | 425                 | 500                 |      |
| Low Side                                                                       | R <sub>DS(ON)HB_LS</sub> | -                     | 400                 | 500                 |      |
| High Side Overcurrent Shutdown                                                 | I <sub>HBHSOC</sub>      | 3.0                   | -                   | 7.5                 | А    |
| Low Side Overcurrent Shutdown                                                  | I <sub>HBLSOC</sub>      | 2.5                   | -                   | 7.5                 | А    |
| Low Side Current Limitation @ T <sub>J</sub> = 25 °C                           |                          |                       |                     |                     | mA   |
| Current Limit 1 (CLS2 = 0, CLS1 = 1, CLS0 = 1)                                 | I <sub>CL1</sub>         | -                     | 55                  | -                   |      |
| Current Limit 2 (CLS2 = 1, CLS1 = 0, CLS0 = 0)                                 | I <sub>CL2</sub>         | 210                   | 260                 | 315                 |      |
| Current Limit 3 (CLS2 = 1, CLS1 = 0, CLS0 = 1)                                 | I <sub>CL3</sub>         | 300                   | 370                 | 440                 |      |
| Current Limit 4 (CLS2 = 1, CLS1 = 1, CLS0 = 0)                                 | I <sub>CL4</sub>         | 450                   | 550                 | 650                 |      |
| Current Limit 5 (CLS2 = 1, CLS1 = 1, CLS0 = 1)                                 | I <sub>CL5</sub>         | 600                   | 740                 | 880                 |      |
| Half-bridge Output HIGH Threshold for BEMF Detection                           | V <sub>BEMFH</sub>       | _                     | -30                 | 0.0                 | V    |
| Half-bridge Output LOW Threshold for BEMF Detection                            | V <sub>BEMFL</sub>       | -                     | -60                 | -5.0                | mV   |
| Hysteresis for BEMF Detection                                                  | V <sub>BEMFHY</sub>      | -                     | 30                  | -                   | mV   |
| Low Side Current-to-Voltage Ratio (V <sub>ADOUT</sub> [V]/I <sub>HB</sub> [A]) |                          |                       |                     |                     | V/A  |
| CSA = 1                                                                        | RATIO <sub>H</sub>       | 7.0                   | 12.0                | 14.0                |      |
| CSA = 0                                                                        | RATIOL                   | 1.0                   | 2.0                 | 3.0                 |      |



#### Table 5. MICROCONTROLLER

For a detailed microcontroller description, refer to the MC68HC908EY16 datasheet.

| Module       | Description                                                                                                                             |
|--------------|-----------------------------------------------------------------------------------------------------------------------------------------|
| ADC          | 10 Bit Analog-to-Digital Converter                                                                                                      |
| SPI          | SPI Module                                                                                                                              |
| ESCI         | Standard Serial Communication Interface (SCI) Module<br>Bit-Time Measurement<br>Arbitration<br>Prescaler with Fine Baud Rate Adjustment |
| ICG          | Internal Clock Generation Module                                                                                                        |
| BEMF Counter | Special Counter for SMARTMOS BEMF Output                                                                                                |

### TIMING DIAGRAMS







Figure 7. Dropout Voltage on HVDD



### FUNCTIONAL DESCRIPTION

#### **INTRODUCTION**

The 908E626 device was designed and developed as a highly integrated and cost-effective solution for automotive and industrial applications. For automotive body electronics, the 908E626 is well suited to perform stepper motor control. e.g. for climate or light-levelling control via a 3-wire LIN bus.

This device combines an standard HC08 MCU core (68HC908EY16) with flash memory together with a SMARTMOS IC chip. The SMARTMOS IC chip combines power and control in one chip. Power switches are provided

#### FUNCTIONAL PIN DESCRIPTION

See Figures 1, for a graphic representation of the various pins referred to in the following paragraphs. Also, see the pin diagram on Figures 3 for a depiction of the pin locations on the package.

#### PORT A I/O PINS (PTA0:4)

These pins are special function, bidirectional I/O port pins that are shared with other functional modules in the MCU. PTA0: PTA4 are shared with the keyboard interrupt pins, KBD0:KBD4.

The PTA5/SPSCK pin is not accessible in this device and is internally connected to the SPI clock pin of the analog die. The PTA6/SS pin is likewise not accessible.

For details refer to the 68HC908EY16 datasheet.

#### PORT B I/O PINS (PTB1, PTB3:7)

These pins are special function, bidirectional I/O port pins that are shared with other functional modules in the MCU. All pins are shared with the ADC module. The PTB6: PTB7 pins are also shared with the Timer B module.

PTB0/AD0 is internally connected to the ADOUT pin of the analog die, allowing diagnostic measurements to be calculated; e.g., current recopy, V<sub>SUP</sub>, etc. The PTB2/AD2 pin is not accessible in this device.

For details refer to the 68HC908EY16 datasheet.

#### PORT C I/O PINS (PTC2:4)

These pins are special function, bidirectional I/O port pins that are shared with other functional modules in the MCU. For example, PTC2: PTC4 are shared with the ICG module.

PTC0/MISO and PTC1/MOSI are not accessible in this device and are internally connected to the MISO and MOSI SPI pins of the analog die.

For details refer to the 68HC908EY16 datasheet.

on the SMARTMOS IC configured as four half-bridge outputs. Other ports are also provided including a selectable HVDD pin. An internal voltage regulator is provided on the SMARTMOS IC chip, which provides power to the MCU chip.

Also included in this device is a LIN physical layer, which communicates using a single wire. This enables the device to be compatible with 3-wire bus systems, where one wire is used for communication, one for battery, and the third for ground.

#### PORT D I/O PINS (PTD0:1)

PTD1/TACH1 and PTD0/TACH0/BEMF are special function, bidirectional I/O port pins that can also be programmed to be timer pins.

In step motor applications, the PTD0 pin should be connected to the BEMF output of the analog die, to evaluate the BEMF signal with a special BEMF module of the MCU.

PTD1 pin is recommended for use as an output pin for generating the FGEN signal (PWM signal), if required by the application.

#### PORT E I/O PIN (PTE1)

PTE1/RXD and PTE0/TXD are special function, bidirectional I/O port pins that can also be programmed to be enhanced serial communication.

PTE0/TXD is internally connected to the TXD pin of the analog die. The connection for the receiver must be done externally.

#### EXTERNAL INTERRUPT PIN (IRQ)

The IRQ pin is an asynchronous external interrupt pin. This pin contains an internal pull-up resistor that is always activated, even when the IRQ pin is pulled LOW.

For details refer to the 68HC908EY16 datasheet.

#### EXTERNAL RESET PIN (RST)

A logic [0] on the  $\overline{RST}$  pin forces the MCU to a known startup state. RST is bidirectional, allowing a reset of the entire system. It is driven LOW when any internal reset source is asserted.

This pin contains an internal pull-up resistor that is always activated, even when the reset pin is pulled LOW.

For details refer to the 68HC908EY16 datasheet.



VSSA is the ground pin for the ADC and should be tied to the same potential as EVSS via separate traces.

For details refer to the 68HC908EY16 datasheet.

#### MCU POWER SUPPLY PINS (EVDD AND EVSS)

EVDD and EVSS are the power supply and ground pins. The MCU operates from a single power supply.

Fast signal transitions on MCU pins place high, shortduration current demands on the power supply. To prevent noise problems, take special care to provide power supply bypassing at the MCU. For details refer to the 68HC908EY16 datasheet.

#### **TEST PIN (FLSVPP)**

This pin is for test purposes only. This pin should be either left open (not connected) or connected to GND.

#### **EXPOSED PAD PIN**

The exposed pad pin on the bottom side of the package conducts heat from the chip to the PCB board. For thermal performance the pad must be soldered to the PCB board. It is recommended that the pad be connected to the ground potential.



# FUNCTIONAL DEVICE OPERATION

#### **OPERATIONAL MODES**

#### **INTERRUPTS**

The 908E626 has six different interrupt sources as described in the following paragraphs. The interrupts can be disabled or enabled via the SPI. After reset all interrupts are automatically disabled.

#### LOW VOLTAGE INTERRUPT

The Low Voltage Interrupt (LVI) is related to the external supply voltage,  $V_{SUP}$ . If this voltage falls below the LVI threshold, it will set the LVI flag. If the Low Voltage Interrupt is enabled, an interrupt will be initiated.

With LVI the H-Bridges (high side MOSFET only) are switched off. All other modules are not influenced by this interrupt.

During STOP mode the LVI circuitry is disabled.

#### **HIGH VOLTAGE INTERRUPT**

The High Voltage Interrupt (HVI) is related to the external supply voltage,  $V_{SUP}$ . If this voltage rises above the HVI threshold, it will set the HVI flag. If the High Voltage Interrupt is enabled, an interrupt will be initiated.

With HVI the H-Bridges (high side MOSFET only) are switched off. All other modules are not influenced by this interrupt.

During STOP mode the HVI circuitry is disabled.

#### **HIGH TEMPERATURE INTERRUPT**

The High Temperature Interrupt (HTI) is generated by the on-chip temperature sensors. If the chip temperature is

above the HTI threshold, the HTI flag will be set. If the High Temperature Interrupt is enabled, an interrupt will be initiated.

During STOP mode the HTI circuitry is disabled.

#### AUTONOMOUS WATCHDOG INTERRUPT (AWD)

Refer to Autonomous Watchdog (AWD) on page 30.

#### LIN INTERRUPT

If the LINIE bit is set, a falling edge on the LIN pin will generate an interrupt. During STOP mode this interrupt will initiate a system wake-up.

#### **OVERCURRENT INTERRUPT**

If an overcurrent condition on a half-bridge or the HVDD output is detected and the OCIE bit is set and an interrupt generated.

#### SYSTEM WAKE-UP

System wake-up can be initiated by any of four events:

- A falling edge on the LIN pin
- · A wake-up signal from the AWD
- An LVR condition

If one of these wake-up events occurs and the interrupt mask bit for this event is set, the interrupt will wake-up the microcontroller as well as the main voltage regulator (MREG) Figures 8.





#### Figure 10. Internal Reset Routing

#### **RESET INTERNAL SOURCES**

#### **Autonomous Watchdog**

AWD modules generates a reset because of a timeout (watchdog function).

#### **High Temperature Reset**

To prevent damage to the device, a reset will be initiated if the temperature rises above a certain value. The reset is maskable with bit HTRE in the Reset Mask Register. After a reset the high temperature reset is disabled.

#### Low Voltage Reset

The LVR is related to the internal  $V_{DD}$ . In case the voltage falls below a certain threshold, it will pull down the RST\_A pin.

#### **High Voltage Reset**

The HVR is related to the external V<sub>SUP</sub> voltage. In case the voltage is above a certain threshold, it will pull down the RST\_A pin. The reset is maskable with bit HVRE in the Reset Mask Register. After a reset the high voltage reset is disabled.

#### RESET EXTERNAL SOURCE

#### **External Reset Pin**

The microcontroller has the capability of resetting the SMARTMOS device by pulling down the  $\overline{RST}$  pin.

#### Reset Mask Register (RMR)

#### Register Name and Address: RMR - \$06

|       | Bit7  | 6 | 5 | 4 | 3 | 2 | 1 | Bit0 |
|-------|-------|---|---|---|---|---|---|------|
| Read  | TTEST | 0 | 0 | 0 | 0 | 0 |   | UTDE |
| Write | TIEST |   |   |   |   |   |   | TIRE |
| Reset | 0     | 0 | 0 | 0 | 0 | 0 | 0 | 0    |

#### TTEST—High Temperature Reset Test

This read/write bit is for test purposes only. It decreases the overtemperature shutdown limit for final test. Reset clears the HTRE bit.

- 1 = Low temperature threshold enabled.
- 0 = Low temperature threshold disabled.

#### HVRE—High Voltage Reset Enable Bit

This read/write bit enables resets on high voltage conditions. Reset clears the HVRE bit.

- 1 = High voltage reset enabled.
- 0 = High voltage reset disabled.

#### HTRE—High Temperature Reset Enable Bit

This read/write bit enables resets on high temperature conditions. Reset clears the HTRE bit.

- 1 = High temperature reset enabled.
- 0 = High temperature reset disabled.



#### SERIAL PERIPHERAL INTERFACE

The serial peripheral interface (SPI) creates the communication link between the microcontroller and the 908E626.

The interface consists of four pins (see Figure 11):

SS—Slave Select

- · MOSI-Master-Out Slave-In
- MISO—Master-In Slave-Out
- SPSCK—Serial Clock (maximum frequency 4.0 MHz)

A complete data transfer via the SPI consists of 2 bytes. The master sends address and data, slave system status, and data of the selected address.





During the inactive phase of  $\overline{SS}$ , the new data transfer is prepared. The falling edge on the  $\overline{SS}$  line indicates the start of a new data transfer and puts MISO in the low-impedance mode. The first valid data are moved to MISO with the rising edge of SPSCK.

The MISO output changes data on a rising edge of SPSCK. The MOSI input is sampled on a falling edge of SPSCK. The data transfer is only valid if exactly 16 sample clock edges are present in the active phase of SS.

After a write operation, the transmitted data is latched into the register by the rising edge of  $\overline{SS}$ . Register read data is internally latched into the SPI at the time when the parity bit is transferred.  $\overline{SS}$  HIGH forces MISO to high-impedance.

#### MASTER ADDRESS BYTE

#### A4:A0

Contains the address of the desired register.

#### R/W

Contains information about a read or a write operation.

- If R/W = 1, the second byte of master contains no valid information, slave just transmits back register data.
- If R/W = 0, the master sends data to be written in the second byte, slave sends concurrently contents of selected register prior to write operation, write data is latched in the SMARTMOS register on rising edge of SS.

#### Parity P

The parity bit is equal to "0" if the number of 1 bits is an even number contained within  $R/\overline{W}$ , A4:A0. If the number of 1 bits is odd, P equals "1". For example, if  $R/\overline{W} = 1$ , A4:A0 = 00001, then P equals "0."

The parity bit is only evaluated during a write operation.

#### Bit X

Not used.

#### Master Data Byte

Contains data to be written or no valid data during a read operation.



#### **Offset Chopping**

If bit OFC\_EN in the H-bridge Control Register (HBCTL) is set, HB1 and HB2 will continue to switch on the low side MOSFETs with the rising edge of the FGEN signal and HB3 and HB4 will switch on the low side MOSFETs with the falling edge on the FGEN input. In step motor applications, this feature allows the reduction of EMI due to a reduction of the di/dt (Figure 14).



Figure 14. Offset Chopping for Step Motor Control

#### HALF-BRIDGE CURRENT RECOPY

Each low side MOSFET has an additional sense output to allow a current recopy feature. This sense source is internally connected to a shunt resistor. The drop voltage is amplified and switched to the analog multiplexer.

The factor for the current sense amplification can be selected via bit CSA in the System Control Register.

- CSA = 1: Low resolution selected (500 mA measurement range).
- CSA = 0: High resolution selected (2.5 A measurement range).

#### HALF-BRIDGE BEMF GENERATION

The BEMF output is set to "1" if a recirculation current is detected in any half-bridge. This recirculation current flows via the two freewheeling diodes of the power MOSFETs. The BEMF circuitry detects that and generates a HIGH on the BEMF output as long as a recirculation current is detected. This signal provides a flexible and reliable detection of stall in step motor applications. For this the BEMF circuitry takes advantage of the instability of the electrical and mechanical behavior of a step motor when blocked. In addition the signal can be used for open load detection (absence of this signal) (see Figure 15).





#### Figure 15. BEMF Signal Generation

# HALF-BRIDGE OVERTEMPERATURE PROTECTION

The half-bridge outputs provide an overtemperature prewarning with the HTF in the Interrupt Flag Register (IFR). In order to protect the outputs against overtemperature, the High Temperature Reset must be enabled. If this value is reached, the part generates a reset and disables all power outputs.

#### HALF-BRIDGE OVERCURRENT PROTECTION

The half-bridges are protected against short to GND, short to VSUP, and load shorts.

In the event an overcurrent on the high side is detected, the high side MOSFETs on all HB high side MOSFETs are switched off automatically. In the event an overcurrent on the low side is detected, all HB low side MOSFETs are switched off automatically. In both cases, the overcurrent status flag HB\_OCF in the System Status Register (SYSSTAT) is set.

The overcurrent status flag is cleared (and the outputs reenabled) by writing a logic [1] to the HB\_OCF flag in the System Status Register or by reset.

#### HALF-BRIDGE OVERVOLTAGE/UNDERVOLTAGE

The half-bridge outputs are protected against undervoltage and overvoltage conditions. This protection is done by the low and high voltage interrupt circuitry. If one of these flags (LVF, HVF) is set, the outputs are automatically disabled.

The overvoltage/undervoltage status flags are cleared (and the outputs re-enabled) by writing a logic [1] to the LVF/ HVF flags in the Interrupt Flag Register or by reset. Clearing this flag is useless as long as a high or low voltage condition is present.

#### Half-bridge Control Register (HBCTL)

#### Register Name and Address: HBCTL - \$02

|       | Bit7   | 6         | 5 | 4 | 3 | 2      | 1      | Bit0 |
|-------|--------|-----------|---|---|---|--------|--------|------|
| Read  | OFC EN | C 5 4     | 0 | 0 | 0 | CI \$2 | CI \$1 |      |
| Write | OFC_EN | IC_LN COA |   |   |   | 0102   | 0L51   | CLOU |
| Reset | 0      | 0         | 0 | 0 | 0 | 0      | 0      | 0    |

#### OFC\_EN—H-bridge Offset Chopping Enable Bit

This read/write bit enables offset chopping. Reset clears the OFC\_EN bit.

- 1 = Offset chopping enabled.
- 0 = Offset chopping disabled.

#### CSA—H-bridges Current Sense Amplification Select Bit

This read/write bit selects the current sense amplification of the H-bridges. Reset clears the CSA bit.



- **\P**-
  - 1 = Current sense amplification set for measuring 0.5 A.
  - 0 = Current sense amplification set for measuring 2.5 A.

#### CLS2: CLS0—H-Bridge Current Limitation Selection Bits

These read/write bits select the current limitation value according to <u>Table 8</u>. Reset clears the CLS2:CLS0 bits.

#### Table 8. H-Bridge Current Limitation Value Selection Bits

| CLS2 | CLS1 | CLS0 | Current Limit |  |  |  |  |  |
|------|------|------|---------------|--|--|--|--|--|
| 0    | 0    | 0    |               |  |  |  |  |  |
| 0    | 0    | 1    | No Limit      |  |  |  |  |  |
| 0    | 1    | 0    |               |  |  |  |  |  |
| 0    | 1    | 1    | 55 mA (typ)   |  |  |  |  |  |
| 1    | 0    | 0    | 260 mA (typ)  |  |  |  |  |  |
| 1    | 0    | 1    | 370 mA (typ)  |  |  |  |  |  |
| 1    | 1    | 0    | 550 mA (typ)  |  |  |  |  |  |
| 1    | 1    | 1    | 740 mA (typ)  |  |  |  |  |  |

#### Switchable VDD Outputs

The HVDD pin is a switchable VDD output pin. It can be used for driving external circuitry that requires a  $V_{DD}$  voltage. The output is enabled with bit PSON in the System Control Register and can be switched on/off with bit HVDDON in the Power Output Register. Low or high voltage conditions (LVI/ HVI) have no influence on this circuitry.

#### **HVDD Overtemperature Protection**

Overtemperature protection is enabled if the high temperature reset is enabled.

#### **HVDD Overcurrent Protection**

The HVDD output is protected against overcurrent. In the event the overcurrent limit is or was reached, the output automatically switches off and the HVDD overcurrent flag in the System Status Register is set.

#### System Control Register (SYSCTL)

Register Name and Address: SYSCTL - \$03

|       | Bit7 | 6           | 5    | 4 | 3 | 2 | 1 | Bit0 |
|-------|------|-------------|------|---|---|---|---|------|
| Read  | DSON | <b>CDC1</b> | 6060 | 0 | 0 | 0 | 0 | 0    |
| Write | PSON | 50N 3R31    | 3830 |   |   |   |   | GS   |
| Reset | 0    | 0           | 0    | 0 | 0 | 0 | 0 | 0    |

#### **PSON**—Power Stages On Bit

This read/write bit enables the power stages (half-bridges, LIN transmitter and HVDD output). Reset clears the PSON bit.

- 1 = Power stages enabled.
- 0 = Power stages disabled.

#### SRS0:SRS1—LIN Slew Rate Selection Bits

These read/write bits enable the user to select the appropriate LIN slew rate for different baud rate configurations as shown in <u>Table 9</u>.

The high speed slew rates are used, for example, for programming via the LIN and are not intended for use in the application.

#### Table 9. LIN Slew Rate Selection Bits

| SRS1 | SRS0 | LIN Slew Rate                |
|------|------|------------------------------|
| 0    | 0    | Initial Slew Rate (20 kBaud) |
| 0    | 1    | Slow Slew Rate (10 kBaud)    |
| 1    | 0    | High Speed II (8x)           |
| 1    | 1    | High Speed I (4x)            |

#### Go to STOP Mode Bit (GS)

This write-only bit instructs the 908E626 to power down and go into STOP mode. Reset or CPU interrupt requests clear the GS bit.

- 1 = Power down and go into STOP mode
- 0 = Not in STOP mode

#### System Status Register (SYSSTAT)

#### Register Name and Address: SYSSTAT - \$0c

|       | Bit7 | 6     | 5    | 4 | 3   | 2   | 1   | Bit0 |
|-------|------|-------|------|---|-----|-----|-----|------|
| Read  | 0    | LINCL | HVDD | 0 | LVF | HVF | HB_ | HTF  |
| Write | U    |       | _OCF | U |     |     | OCF |      |
| Reset | 0    | 0     | 0    | 0 | 0   | 0   | 0   | 0    |

#### LINCL — LIN Current Limitation Bit

This read-only bit is set if the LIN transmitter operates in current limitation region. Due to excessive power dissipation in the transmitter, software is advised to turn the transmitter off immediately.

- 1 = Transmitter operating in current limitation region.
- 0 = Transmitter not operating in current limitation region.

#### HVDD\_OCF—HVDD Output Overcurrent Flag Bit

This read/write flag is set on an overcurrent condition at the HVDD pin. Clear HVDD\_OCF and enable the output by writing a logic [1] to the HVDD\_OCF Flag. Reset clears the





#### Figure 17. Normal Monitor Mode Circuit

<u>Table 10</u> summarizes the possible configurations and the necessary setups.

| Mode              | ĪRQ              | RST             | Reset<br>Vector       | Serial<br>Communication |      | Mode<br>Selection |      | ICG | COP      | Normal<br>Request | Communication Speed |                    |                 |
|-------------------|------------------|-----------------|-----------------------|-------------------------|------|-------------------|------|-----|----------|-------------------|---------------------|--------------------|-----------------|
|                   |                  |                 |                       | PTA0                    | PTA1 | PTB3              | PTB4 |     |          | Timeout           | External<br>Clock   | Bus<br>Frequency   | Baud<br>Rate    |
| Normal<br>Monitor | V <sub>TST</sub> | $V_{DD}$        | Х                     | 1                       | 0    | 0                 | 1    | OFF | disabled | disabled          | 9.8304<br>MHz       | 2.4576<br>MHz      | 9600            |
| Forced<br>Monitor | $V_{DD}$         | $V_{DD}$        | \$FFFF<br>(blank)     | 1                       | 0    | Х                 | Х    | OFF | disabled | disabled          | 9.8304<br>MHz       | 2.4576<br>MHz      | 9600            |
|                   | GND              |                 |                       |                         |      |                   |      | ON  | disabled | disabled          | _                   | Nominal<br>1.6 MHz | Nominal<br>6300 |
| User              | V <sub>DD</sub>  | V <sub>DD</sub> | not<br>\$FFFF<br>(not | х                       | х    | х                 | х    | ON  | enabled  | enabled           | _                   | Nominal<br>1.6 MHz | Nominal<br>6300 |

#### Table 10. Monitor Mode Signal Requirements and Options

Notes

19. PTA0 must have a pull-up resistor to  $V_{DD}$  in monitor mode

20. External clock is a 4.9152 MHz, 9.8304 MHz or 19.6608 MHz canned oscillator on OCS1

21. Communication speed with external clock is depending on external clock value. Baud rate is bus frequency / 256

- 22. X = don't care
- 23.  $V_{TST}$  is a high voltage V\_{DD} + 3.5 V  $\leq$  V\_{TST}  $\leq$  V\_{DD} + 4.5 V



#### **EMC/EMI RECOMMENDATIONS**

This paragraph gives some device specific recommendations to improve EMC/EMI performance. Further generic design recommendations can be found on the Freescale web site, www.freescale.com.

#### VSUP Pins (VSUP1:VSUP3)

Its recommended to place a high quality ceramic decoupling capacitor close to the VSUP pins to improve EMC/EMI behavior.

#### LIN Pin

For DPI (Direct Power Injection) and ESD (Electrostatic Discharge) its recommended to place a high quality ceramic decoupling capacitor near the LIN pin. An additional varistor will further increase the immunity against ESD. A ferrite in the LIN line will suppress some of the noise induced.

#### Voltage Regulator Output Pins (VDD and AGND)

Use a high quality ceramic decoupling capacitor to stabilize the regulated voltage.

#### MCU digital supply pins (EVDD and EVSS)

Fast signal transitions on MCU pins place high, short duration current demands on the power supply. To prevent noise problems, take special care to provide power supply bypassing at the MCU. It is recommended that a high quality ceramic decoupling capacitor be placed between these pins.

# MCU analog supply pins (VREFH, VDDA, VREFL, and VSSA)

To avoid noise on the analog supply pins its important to take special care on the layout. The MCU digital and analog supplies should be tied to the same potential via separate traces and connected to the voltage regulator output.

Figure 18 and Figure 19 show the recommendations on schematics and layout level and Table 11 indicates recommended external components and layout considerations.



Figure 18. EMC/EMI Recommendations





| © FREESCALE SEMICONDUCTOR, INC.<br>ALL RIGHTS RESERVED. | MECHANICA | LOUTLINE             | PRINT VERSION NO | DT TO SCALE |
|---------------------------------------------------------|-----------|----------------------|------------------|-------------|
| TITLE:                                                  |           | DOCUMENT NO          | : 98ARL10519D    | REV: D      |
| 54LD SUIC W/B, 0.6<br>5 1 X 10 3 EXPOSE                 | D PAD     | CASE NUMBER: 1400-03 |                  | 02 MAY 2008 |
| CASE-OUTLINE                                            | ,<br>     | STANDARD: NO         | N-JEDEC          | •           |

EK SUFFIX (PB-FREE) 54-PIN 98ARL10519D ISSUE D





#### Figure 21. Thermal Test Board

#### **Device on Thermal Test Board**

| Material:           | Single layer printed circuit board<br>FR4, 1.6 mm thickness<br>Cu traces, 0.07 mm thickness |
|---------------------|---------------------------------------------------------------------------------------------|
| Outline:            | 80 mm x 100 mm board area,<br>including edge connector for thermal<br>testing               |
| Area <b>A</b> :     | Cu heat-spreading areas on board surface                                                    |
| Ambient Conditions: | Natural convection, still air                                                               |

# Table 13. Thermal Resistance Performance

| Thormal            | Δrea Δ             | 1 = Power Chip, 2 = Logic Chip (°C/W) |                                                          |                 |  |  |  |
|--------------------|--------------------|---------------------------------------|----------------------------------------------------------|-----------------|--|--|--|
| Resistance         | (mm <sup>2</sup> ) | m = 1,<br>n = 1                       | <i>m</i> = 1, <i>n</i> = 2<br><i>m</i> = 2, <i>n</i> = 1 | m = 2,<br>n = 2 |  |  |  |
| R <sub>0JAmn</sub> | 0                  | 53                                    | 48                                                       | 53              |  |  |  |
|                    | 300                | 39                                    | 34                                                       | 38              |  |  |  |
|                    | 600                | 35                                    | 30                                                       | 34              |  |  |  |
| R <sub>0JSmn</sub> | 0                  | 21                                    | 16                                                       | 20              |  |  |  |
|                    | 300                | 15                                    | 11                                                       | 15              |  |  |  |
|                    | 600                | 14                                    | 9.0                                                      | 13              |  |  |  |

 $R_{\theta,JA}$  is the thermal resistance between die junction and ambient air.

 $R_{\theta JSmn}$  is the thermal resistance between die junction and the reference location on the board surface near a center lead of the package.

This device is a dual die package. Index m indicates the die that is heated. Index n refers to the number of the die where the junction temperature is sensed.







Figure 23. Transient Thermal Resistance  $R_{\theta JA}$  (1.0 W Step Response) Device on Thermal Test Board Area A = 600  $(mm^2)$