

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | STM8 |
| Core Size | 8-Bit |
| Speed | 16MHz |
| Connectivity | I ² C, IrDA, LINbus, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 25 |
| Program Memory Size | 32KB (32K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | 1K x 8 |
| RAM Size | 2K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.95V ~ 5.5V |
| Data Converters | A/D 7x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 125°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 32-LQFP |
| Supplier Device Package | 32-LQFP (7x7) |
| Purchase URL | https://www.e-xfl.com/product-detail/stmicroelectronics/stm8s105k6t3c |

Contents

| | | |
|----------|---|-----------|
| 1 | Introduction | 9 |
| 2 | Description | 10 |
| 3 | Block diagram | 12 |
| 4 | Product overview | 13 |
| 4.1 | Central processing unit STM8 | 13 |
| 4.2 | Single wire interface module (SWIM) and debug module (DM) | 14 |
| 4.3 | Interrupt controller | 14 |
| 4.4 | Flash program and data EEPROM memory | 14 |
| 4.5 | Clock controller | 16 |
| 4.6 | Power management | 17 |
| 4.7 | Watchdog timers | 17 |
| 4.8 | Auto wakeup counter | 18 |
| 4.9 | Beeper | 18 |
| 4.10 | TIM1 - 16-bit advanced control timer | 18 |
| 4.11 | TIM2, TIM3 - 16-bit general purpose timers | 18 |
| 4.12 | TIM4 - 8-bit basic timer | 19 |
| 4.13 | Analog-to-digital converter (ADC1) | 19 |
| 4.14 | Communication interfaces | 20 |
| 4.14.1 | UART2 | 20 |
| 4.14.2 | SPI | 21 |
| 4.14.3 | I ² C | 21 |
| 5 | Pinout and pin description | 22 |
| 5.1 | Alternate function remapping | 30 |
| 6 | Memory and register map | 31 |
| 6.1 | Memory map | 31 |
| 6.2 | Register map | 32 |
| 6.2.1 | I/O port hardware register map | 32 |
| 6.2.2 | General hardware register map | 34 |

| | | |
|-----------|--|------------|
| 11.5 | SDIP32 package information | 104 |
| 12 | Thermal characteristics | 106 |
| 12.1 | Reference document | 106 |
| 12.2 | Selecting the product temperature range | 107 |
| 13 | Ordering information | 108 |
| 13.1 | STM8S105 FASTROM microcontroller option list | 109 |
| 14 | STM8 development tools | 113 |
| 14.1 | Emulation and in-circuit debugging tools | 113 |
| 14.1.1 | STice key features | 113 |
| 14.2 | Software tools | 114 |
| 14.2.1 | STM8 toolset | 114 |
| 14.2.2 | C and assembly toolchains | 114 |
| 14.3 | Programming tools | 115 |
| 15 | Revision history | 116 |

List of tables

| | | |
|-----------|--|----|
| Table 1. | STM8S105x4/6 access line features | 11 |
| Table 2. | Peripheral clock gating bit assignments in CLK_PCKENR1/2 registers | 16 |
| Table 3. | TIM timer features | 19 |
| Table 4. | Legend/abbreviations for pin description tables | 22 |
| Table 5. | STM8S105x4/6 pin description | 26 |
| Table 6. | Flash, data EEPROM and RAM boundary address | 32 |
| Table 7. | I/O port hardware register map | 32 |
| Table 8. | General hardware register map | 34 |
| Table 9. | CPU/SWIM/debug module/interrupt controller registers | 42 |
| Table 10. | Interrupt mapping | 44 |
| Table 11. | Option byte | 46 |
| Table 12. | Option byte description | 47 |
| Table 13. | Alternate function remapping bits [7:0] of OPT2 | 49 |
| Table 14. | Unique ID registers (96 bits) | 50 |
| Table 15. | Voltage characteristics | 53 |
| Table 16. | Current characteristics | 53 |
| Table 17. | Thermal characteristics | 54 |
| Table 18. | General operating conditions | 54 |
| Table 19. | Operating conditions at power-up/power-down | 55 |
| Table 20. | Total current consumption with code execution in run mode at $V_{DD} = 5\text{ V}$ | 57 |
| Table 21. | Total current consumption with code execution in run mode at $V_{DD} = 3.3\text{ V}$ | 58 |
| Table 22. | Total current consumption in wait mode at $V_{DD} = 5\text{ V}$ | 58 |
| Table 23. | Total current consumption in wait mode at $V_{DD} = 3.3\text{ V}$ | 59 |
| Table 24. | Total current consumption in active halt mode at $V_{DD} = 5\text{ V}$ | 59 |
| Table 25. | Total current consumption in active halt mode at $V_{DD} = 3.3\text{ V}$ | 60 |
| Table 26. | Total current consumption in halt mode at $V_{DD} = 5\text{ V}$ | 60 |
| Table 27. | Total current consumption in halt mode at $V_{DD} = 3.3\text{ V}$ | 60 |
| Table 28. | Wakeup times | 61 |
| Table 29. | Total current consumption and timing in forced reset state | 61 |
| Table 30. | Peripheral current consumption | 62 |
| Table 31. | HSE user external clock characteristics | 66 |
| Table 32. | HSE oscillator characteristics | 67 |
| Table 33. | HSI oscillator characteristics | 69 |
| Table 34. | LSI oscillator characteristics | 71 |
| Table 35. | RAM and hardware registers | 72 |
| Table 36. | Flash program memory/data EEPROM memory | 72 |
| Table 37. | I/O static characteristics | 73 |
| Table 38. | Output driving current (standard ports) | 74 |
| Table 39. | Output driving current (true open drain ports) | 75 |
| Table 40. | Output driving current (high sink ports) | 75 |
| Table 41. | NRST pin characteristics | 78 |
| Table 42. | SPI characteristics | 80 |
| Table 43. | I ² C characteristics | 84 |
| Table 44. | ADC characteristics | 85 |
| Table 45. | ADC accuracy with $R_{AIN} < 10\text{ k}\Omega$, $V_{DDA} = 5\text{ V}$ | 86 |
| Table 46. | ADC accuracy with $R_{AIN} < 10\text{ k}\Omega$, $V_{DDA} = 3.3\text{ V}$ | 86 |
| Table 47. | EMS data | 88 |
| Table 48. | EMI data | 89 |

| | | |
|-----------|--|-----|
| Table 49. | ESD absolute maximum ratings | 89 |
| Table 50. | Electrical sensitivities | 90 |
| Table 51. | LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package mechanical data | 92 |
| Table 52. | LQFP44 - 44-pin, 10 x 10 mm low-profile quad flat package mechanical data | 95 |
| Table 53. | LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package mechanical data | 99 |
| Table 54. | UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat package mechanical data | 102 |
| Table 55. | SDIP32 package mechanical data | 104 |
| Table 56. | Thermal characteristics | 106 |
| Table 57. | Document revision history | 116 |

2 Description

The STM8S105x4/6 access line 8-bit microcontrollers offer from 16 to 32 Kbyte Flash program memory, plus integrated true data EEPROM. The STM8S microcontroller family reference manual (RM0016) refers to devices in this family as medium-density. All devices of the STM8S105x4/6 access line provide the following benefits: reduced system cost, performance and robustness, short development cycles, and product longevity.

The system cost is reduced thanks to an integrated true data EEPROM for up to 300 k write/erase cycles and a high system integration level with internal clock oscillators, watchdog and brown-out reset.

Device performance is ensured by a 16 MHz CPU clock frequency and enhanced characteristics which include robust I/O, independent watchdogs (with a separate clock source), and a clock security system.

Short development cycles are guaranteed due to application scalability across common family product architecture with compatible pinout, memory map and modular peripherals.

Product longevity is ensured in the STM8S family thanks to their advanced core which is made in a state-of-the-art technology for applications with 2.95 V to 5.5 V operating supply.

Full documentation is offered as well as a wide choice of development tools.

5 Pinout and pin description

Table 4. Legend/abbreviations for pin description tables

| | | |
|--------------------------------|---|--|
| Type | I= Input, O = Output, S = Power supply | |
| Level | Input | CM = CMOS |
| | Output | HS = High sink |
| Output speed | O1 = Slow (up to 2 MHz) O2 = Fast (up to 10 MHz) O3 = Fast/slow programmability with slow as default state after reset O4 = Fast/slow programmability with fast as default state after reset | |
| Port and control configuration | Input | float = floating, wpu = weak pull-up |
| | Output | T = True open drain, OD = Open drain, PP = Push pull |
| Reset state | Bold X (pin state after internal reset release). Unless otherwise specified, the pin state is the same during the reset phase and after the internal reset release. | |

Table 7. I/O port hardware register map (continued)

| Address | Block | Register label | Register name | Reset status |
|-----------|--------|----------------|-----------------------------------|---------------------|
| 0x00 5014 | Port E | PE_ODR | Port E data output latch register | 0x00 |
| 0x00 5015 | | PE_IDR | Port E input pin value register | 0xXX ⁽¹⁾ |
| 0x00 5016 | | PE_DDR | Port E data direction register | 0x00 |
| 0x00 5017 | | PE_CR1 | Port E control register 1 | 0x00 |
| 0x00 5018 | | PE_CR2 | Port E control register 2 | 0x00 |
| 0x00 5019 | Port F | PF_ODR | Port F data output latch register | 0x00 |
| 0x00 501A | | PF_IDR | Port F input pin value register | 0xXX ⁽¹⁾ |
| 0x00 501B | | PF_DDR | Port F data direction register | 0x00 |
| 0x00 501C | | PF_CR1 | Port F control register 1 | 0x00 |
| 0x00 501D | | PF_CR2 | Port F control register 2 | 0x00 |
| 0x00 501E | Port G | PG_ODR | Port G data output latch register | 0x00 |
| 0x00 501F | | PG_IDR | Port G input pin value register | 0xXX ⁽¹⁾ |
| 0x00 5020 | | PG_DDR | Port G data direction register | 0x00 |
| 0x00 5021 | | PG_CR1 | Port G control register 1 | 0x00 |
| 0x00 5022 | | PG_CR2 | Port G control register 2 | 0x00 |
| 0x00 5023 | Port H | PH_ODR | Port H data output latch register | 0x00 |
| 0x00 5024 | | PH_IDR | Port H input pin value register | 0xXX ⁽¹⁾ |
| 0x00 5025 | | PH_DDR | Port H data direction register | 0x00 |
| 0x00 5026 | | PH_CR1 | Port H control register 1 | 0x00 |
| 0x00 5027 | | PH_CR2 | Port H control register 2 | 0x00 |
| 0x00 5028 | Port I | PI_ODR | Port I data output latch register | 0x00 |
| 0x00 5029 | | PI_IDR | Port I input pin value register | 0xXX ⁽¹⁾ |
| 0x00 502A | | PI_DDR | Port I data direction register | 0x00 |
| 0x00 502B | | PI_CR1 | Port I control register 1 | 0x00 |
| 0x00 502C | | PI_CR2 | Port I control register 2 | 0x00 |

1. Depends on the external circuitry.

Table 8. General hardware register map (continued)

| Address | Block | Register label | Register name | Reset status |
|------------------------|--------------------------|----------------|--|--------------|
| 0x00 5320 | TIM3 | TIM3_CR1 | TIM3 control register 1 | 0x00 |
| 0x00 5321 | | TIM3_IER | TIM3 Interrupt enable register | 0x00 |
| 0x00 5322 | | TIM3_SR1 | TIM3 status register 1 | 0x00 |
| 0x00 5323 | | TIM3_SR2 | TIM3 status register 2 | 0x00 |
| 0x00 5324 | | TIM3_EGR | TIM3 event generation register | 0x00 |
| 0x00 5325 | | TIM3_CCMR1 | TIM3 capture/compare mode register 1 | 0x00 |
| 0x00 5326 | | TIM3_CCMR2 | TIM3 capture/compare mode register 2 | 0x00 |
| 0x00 5327 | | TIM3_CCER1 | TIM3 capture/compare enable register 1 | 0x00 |
| 0x00 5328 | | TIM3_CNTRH | TIM3 counter high | 0x00 |
| 0x00 5329 | | TIM3_CNTRL | TIM3 counter low | 0x00 |
| 0x00 532A | | TIM3_PSCR | TIM3 prescaler register | 0x00 |
| 0x00 532B | | TIM3_ARRH | TIM3 auto-reload register high | 0xFF |
| 0x00 532C | | TIM3_ARRL | TIM3 auto-reload register low | 0xFF |
| 0x00 532D | | TIM3_CCR1H | TIM3 capture/compare register 1 high | 0x00 |
| 0x00 532E | | TIM3_CCR1L | TIM3 capture/compare register 1 low | 0x00 |
| 0x00 532F | | TIM3_CCR2H | TIM3 capture/compare reg. 2 high | 0x00 |
| 0x00 5330 | | TIM3_CCR2L | TIM3 capture/compare register 2 low | 0x00 |
| 0x00 5331 to 0x00 533F | Reserved area (15 byte) | | | |
| 0x00 5340 | TIM4 | TIM4_CR1 | TIM4 control register 1 | 0x00 |
| 0x00 5341 | | TIM4_IER | TIM4 interrupt enable register | 0x00 |
| 0x00 5342 | | TIM4_SR | TIM4 status register | 0x00 |
| 0x00 5343 | | TIM4_EGR | TIM4 event generation register | 0x00 |
| 0x00 5344 | | TIM4_CNTR | TIM4 counter | 0x00 |
| 0x00 5345 | | TIM4_PSCR | TIM4 prescaler register | 0x00 |
| 0x00 5346 | | TIM4_ARR | TIM4 auto-reload register | 0xFF |
| 0x00 5347 to 0x00 53DF | Reserved area (153 byte) | | | |
| 0x00 53E0 to 0x00 53F3 | ADC1 | ADC_DBxR | ADC data buffer registers | 0x00 |
| 0x00 53F4 to 0x00 53FF | Reserved area (12 byte) | | | |

7 Interrupt vector mapping

Table 10. Interrupt mapping

| IRQ no. | Source block | Description | Wakeup from halt mode | Wakeup from active-halt mode | Vector address |
|---------|--------------|---|--------------------------|---------------------------------|----------------|
| - | RESET | Reset | Yes | Yes | 0x00 8000 |
| - | TRAP | Software interrupt | - | - | 0x00 8004 |
| 0 | TLI | External top level interrupt | - | - | 0x00 8008 |
| 1 | AWU | Auto wake up from halt | - | Yes | 0x00 800C |
| 2 | CLK | Clock controller | - | - | 0x00 8010 |
| 3 | EXTI0 | Port A external interrupts | Yes ⁽¹⁾ | Yes ⁽¹⁾ | 0x00 8014 |
| 4 | EXTI1 | Port B external interrupts | Yes | Yes | 0x00 8018 |
| 5 | EXTI2 | Port C external interrupts | Yes | Yes | 0x00 801C |
| 6 | EXTI3 | Port D external interrupts | Yes | Yes | 0x00 8020 |
| 7 | EXTI4 | Port E external interrupts | Yes | Yes | 0x00 8024 |
| 8 | Reserved | - | - | - | 0x00 8028 |
| 9 | Reserved | - | - | - | 0x00 802C |
| 10 | SPI | End of transfer | Yes | Yes | 0x00 8030 |
| 11 | TIM1 | TIM1 update/ overflow/ underflow/ trigger/ break | - | - | 0x00 8034 |
| 12 | TIM1 | TIM1 capture/ compare | - | - | 0x00 8038 |
| 13 | TIM2 | TIM2 update/ overflow | - | - | 0x00 803C |
| 14 | TIM2 | TIM2 capture/ compare | - | - | 0x00 8040 |
| 15 | TIM3 | TIM3 update/ overflow | - | - | 0x00 8044 |
| 16 | TIM3 | TIM3 capture/ compare | - | - | 0x00 8048 |
| 17 | Reserved | - | - | - | 0x00 804C |
| 18 | Reserved | - | - | - | 0x00 8050 |
| 19 | I2C | I2C interrupt | Yes | Yes | 0x00 8054 |

8 Option byte

Option byte contain configurations for device hardware features as well as the memory protection of the device. They are stored in a dedicated block of the memory. Except for the ROP (read-out protection) byte, each option byte has to be stored twice, in a regular form (OPTx) and a complemented one (NOPTx) for redundancy.


Option byte can be modified in ICP mode (via SWIM) by accessing the EEPROM address shown in the table below.

Option byte can also be modified 'on the fly' by the application in IAP mode, except the ROP option that can only be modified in ICP mode (via SWIM).

Refer to the STM8S Flash programming manual (PM0051) and STM8 SWIM communication protocol and debug module user manual (UM0470) for information on SWIM programming procedures.

Table 11. Option byte

| Addr. | Option name | Option byte no. | Option bits | | | | | | | | Factory default setting |
|---------|------------------------------------|-----------------|---------------|-------|-------|-----------|----------|------------|----------|-----------|-------------------------|
| | | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| 0x4800 | Read-out protection (ROP) | OPT0 | ROP [7:0] | | | | | | | | 0x00 |
| 0x4801 | User boot code (UBC) | OPT1 | UBC [7:0] | | | | | | | | 0x00 |
| 0x4802 | | NOPT1 | NUBC [7:0] | | | | | | | | 0xFF |
| 0x4803 | Alternate function remapping (AFR) | OPT2 | AFR7 | AFR6 | AFR5 | AFR4 | AFR3 | AFR2 | AFR1 | AFR0 | 0x00 |
| 0x4804 | | NOPT2 | NAFR7 | NAFR6 | NAFR5 | NAFR4 | NAFR3 | NAFR2 | NAFR1 | NAFR0 | 0xFF |
| 0x4805h | Misc. option | OPT3 | Reserved | | | HSI TRIM | LSI_EN | IWDG_HW | WWDG_HW | WWDG_HALT | 0x00 |
| 0x4806 | | NOPT3 | Reserved | | | NHSI TRIM | NLSI_EN | NIWDG_HW | NNWDG_HW | NWWG_HALT | 0xFF |
| 0x4807 | Clock option | OPT4 | Reserved | | | | EXT CLK | CKAWU_SEL | PRS C1 | PRS C0 | 0x00 |
| 0x4808 | | NOPT4 | Reserved | | | | NEXT CLK | NCKA_WUSEL | NPRSC1 | NPR SC0 | 0xFF |
| 0x4809 | HSE clock startup | OPT5 | HSECNT [7:0] | | | | | | | | 0x00 |
| 0x480A | | NOPT5 | NHSECNT [7:0] | | | | | | | | 0xFF |
| 0x480B | Reserved | OPT6 | Reserved | | | | | | | | 0x00 |
| 0x480C | | NOPT6 | Reserved | | | | | | | | 0xFF |
| 0x480D | Reserved | OPT7 | Reserved | | | | | | | | 0x00 |
| 0x480E | | NOPT7 | Reserved | | | | | | | | 0xFF |
| 0x480F | Reserved | - | Reserved | | | | | | | | - |
| 0x48FD | | - | Reserved | | | | | | | | - |

Figure 18. Typ $I_{DD(WFI)}$ vs. V_{DD} HSI RC osc., $f_{CPU} = 16$ MHz

10.3.4 Internal clock sources and timing characteristics

Subject to general operating conditions for V_{DD} and T_A .

High speed internal RC oscillator (HSI)

Table 33. HSI oscillator characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|---------------|--|---|---------------------|-----|--------------------|---------------|
| f_{HSI} | Frequency | - | - | 16 | - | MHz |
| ACC_{HS} | Accuracy of HSI oscillator | User-trimmed with CLK_HSITRIMR register for given V_{DD} and T_A conditions ⁽¹⁾ | - | - | 1 ⁽²⁾ | % |
| | HSI oscillator accuracy (factory calibrated) | $V_{DD} = 5 \text{ V}$, $T_A = 25 \text{ }^\circ\text{C}$ ⁽³⁾ | -1.0 | - | 1.0 | |
| | | $V_{DD} = 5 \text{ V}$, $-25 \text{ }^\circ\text{C} \leq T_A \leq 85 \text{ }^\circ\text{C}$ | -2.0 | - | 2.0 | |
| $t_{su(HSI)}$ | HSI oscillator wakeup time including calibration | $2.95 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$, $-40 \text{ }^\circ\text{C} \leq T_A \leq 125 \text{ }^\circ\text{C}$ | -3.0 ⁽³⁾ | - | 3.0 ⁽³⁾ | μs |
| | | - | - | 170 | 250 ⁽³⁾ | |
| $I_{DD(HSI)}$ | HSI oscillator power consumption | - | - | - | - | μA |

1. Refer to application note.
2. Guaranteed by design, not tested in production.
3. Data based on characterization results, not tested in production.

Figure 21. Typical HSI accuracy @ $V_{DD} = 5 \text{ V}$ vs 5 temperatures




Table 39. Output driving current (true open drain ports)

| Symbol | Parameter | Conditions | Min | Max | Unit |
|----------|---------------------------------------|--|-----|--------------------|------|
| V_{OL} | Output low level with 2 pins sunk | $I_{IO} = 10 \text{ mA}$, $V_{DD} = 5 \text{ V}$ | - | 1.0 | V |
| | Output low level with 2 pins sunk | $I_{IO} = 10 \text{ mA}$, $V_{DD} = 3.3 \text{ V}$ | - | 1.5 ⁽¹⁾ | |
| V_{OH} | Output high level with 2 pins sourced | $I_{IO} = 10 \text{ mA}$, $V_{DD} = 5 \text{ V}$ | - | 2.0 ⁽¹⁾ | |

1. Data based on characterization results, not tested in production

Table 40. Output driving current (high sink ports)

| Symbol | Parameter | Conditions | Min | Max | Unit |
|----------|---------------------------------------|--|--------------------|--------------------|------|
| V_{OL} | Output low level with 8 pins sunk | $I_{IO} = 10 \text{ mA}$, $V_{DD} = 5 \text{ V}$ | - | 0.9 | V |
| | Output low level with 4 pins sunk | $I_{IO} = 10 \text{ mA}$, $V_{DD} = 3.3 \text{ V}$ | - | 1.1 ⁽¹⁾ | |
| V_{OH} | Output high level with 8 pins sourced | $I_{IO} = 20 \text{ mA}$, $V_{DD} = 5 \text{ V}$ | - | 1.6 ⁽¹⁾ | |
| | Output high level with 4 pins sourced | $I_{IO} = 10 \text{ mA}$, $V_{DD} = 3.3 \text{ V}$ | 3.8 | - | |
| | Output high level with 4 pins sourced | $I_{IO} = 20 \text{ mA}$, $V_{DD} = 5 \text{ V}$ | 1.9 ⁽¹⁾ | - | |

1. Data based on characterization results, not tested in production.

10.3.7 Typical output level curves

The following figures show the typical output level curves measured with the output on a single pin.





Figure 40. Recommended reset pin protection



MSv36491V1

10.3.9 SPI serial peripheral interface

Unless otherwise specified, the parameters given in [Table 42](#) are derived from tests performed under ambient temperature, f_{MASTER} frequency and V_{DD} supply voltage conditions. t_{MASTER} = 1/f_{MASTER}.

Refer to I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO).

Table 42. SPI characteristics


| Symbol | Parameter | Conditions ⁽¹⁾ | Min | Max | Unit |
|------------------------------------|---------------------|---------------------------|-----|-----|------|
| f_{SCK} 1/t _{c(SCK)} | SPI clock frequency | Master mode | 0 | 8 | MHz |
| | | Slave mode | 0 | 6 | |

11 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com.
ECOPACK® is an ST trademark.

11.1 LQFP48 package information

Figure 47. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package outline




1. Drawing is not to scale.

**Table 51. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package
mechanical data**

| Symbol | millimeters | | | inches⁽¹⁾ | | |
|---------------|--------------------|------------|------------|-----------------------------|------------|------------|
| | Min | Typ | Max | Min | Typ | Max |
| A | - | - | 1.600 | - | - | 0.0630 |
| A1 | 0.050 | - | 0.150 | 0.0020 | - | 0.0059 |
| A2 | 1.350 | 1.400 | 1.450 | 0.0531 | 0.0551 | 0.0571 |
| b | 0.170 | 0.220 | 0.270 | 0.0067 | 0.0087 | 0.0106 |
| c | 0.090 | - | 0.200 | 0.0035 | - | 0.0079 |
| D | 8.800 | 9.000 | 9.200 | 0.3465 | 0.3543 | 0.3622 |
| D1 | 6.800 | 7.000 | 7.200 | 0.2677 | 0.2756 | 0.2835 |
| D3 | - | 5.500 | - | - | 0.2165 | - |
| E | 8.800 | 9.000 | 9.200 | 0.3465 | 0.3543 | 0.3622 |
| E1 | 6.800 | 7.000 | 7.200 | 0.2677 | 0.2756 | 0.2835 |
| E3 | - | 5.500 | - | - | 0.2165 | - |
| e | - | 0.500 | - | - | 0.0197 | - |
| L | 0.450 | 0.600 | 0.750 | 0.0177 | 0.0236 | 0.0295 |
| L1 | - | 1.000 | - | - | 0.0394 | - |
| k | 0° | 3.5° | 7° | 0° | 3.5° | 7° |
| ccc | - | - | 0.080 | - | - | 0.0031 |

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 48. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package recommended footprint




1. Dimensions are expressed in millimeters.


Device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Figure 49. LQFP48 marking example (package top view)



1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such

Figure 52. LQFP44 marking example (package top view)

1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering Samples to run qualification activity.


Table 55. SDIP32 package mechanical data (continued)

| Dim. | mm | | | inches ⁽¹⁾ | | |
|------|-------|-------|--------|-----------------------|--------|--------|
| | Min | Typ | Max | Min | Typ | Max |
| eB | - | - | 12.700 | - | - | 0.5000 |
| L | 2.540 | 3.048 | 3.810 | 0.1000 | 0.1200 | 0.1500 |

1. Values in inches are converted from mm and rounded to 4 decimal digits

Device marking


The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Figure 60. SDIP32 marking example (package top view)

1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.

13 Ordering information

Figure 61. STM8S105x4/6 access line ordering information scheme⁽¹⁾



1. A dedicated ordering information scheme will be released if, in the future, memory programming service (FastROM) is required. The letter "P" will be added after STM8S. Three unique letters identifying the customer application code will also be visible in the codification. Example: STM8SP103K3MACTR.

For a list of available options (for example memory size, package) and orderable part numbers or for further information on any aspect of this device, please go to www.st.com or contact the nearest ST Sales Office.