

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Product Status	Obsolete
Core Processor	XC800
Core Size	8-Bit
Speed	27MHz
Connectivity	CANbus, SPI, SSI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	40
Program Memory Size	52KB (52K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	3.25K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	PG-LQFP-64-4
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/saf-xc878cm-13ffi-3v3-ac

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Table of Contents

Table of Contents

1	Summary of Features	1
2 2.1 2.2 2.3 2.4	General Device Information Block Diagram Logic Symbol Pin Configuration Pin Definitions and Functions	6 7 8
3	Functional Description	21
3.1	Processor Architecture	21
3.2	Memory Organization	22
3.2.1	Memory Protection Strategy 2	
3.2.1.1	Flash Memory Protection	
3.2.2	Special Function Register	
3.2.2.1	Address Extension by Mapping 2	
3.2.2.2	Address Extension by Paging 2	
3.2.3	Bit Protection Scheme	
3.2.3.1	Password Register	33
3.2.4	XC87x Register Overview	
3.2.4.1	CPU Registers	34
3.2.4.2	MDU Registers	35
3.2.4.3	CORDIC Registers	36
3.2.4.4	System Control Registers 3	37
3.2.4.5	WDT Registers	10
3.2.4.6	Port Registers 4	10
3.2.4.7	ADC Registers 4	13
3.2.4.8	Timer 2 Compare/Capture Unit Registers 4	17
3.2.4.9	Timer 21 Registers 4	19
3.2.4.10	CCU6 Registers 5	50
3.2.4.11	UART1 Registers	54
3.2.4.12	SSC Registers 5	54
3.2.4.13	MultiCAN Registers 5	55
3.2.4.14	OCDS Registers 5	55
3.2.4.15	Flash Registers 5	57
3.3	Flash Memory	58
3.3.1	0	60
3.4		51
3.4.1		51
3.4.2		67
3.4.3		<u>5</u> 9
3.5		70
3.6	Power Supply System with Embedded Voltage Regulator	'2



Table of Contents

4.3.3	Power-on Reset and PLL Timing 124	4
4.3.4	On-Chip Oscillator Characteristics 12	5
4.3.5	External Data Memory Characteristics	3
4.3.6	External Clock Drive XTAL1 128	3
4.3.7	JTAG Timing 129	9
4.3.8	SSC Master Mode Timing 13	1
5	Package and Quality Declaration	3
5.1	Package Parameters	3
5.2	Package Outline	4
5.3	Quality Declaration	3



General Device Information

2.3 Pin Configuration

The pin configuration of the XC878, which is based on the PG-LQFP-64, is shown in **Figure 4**, while that of the XC874, which is based on the PG-VQFN-48 package, is shown in **Figure 5**.




Figure 4 XC878 Pin Configuration, PG-LQFP-64 Package (top view)



XC87xCLM

General Device Information




Figure 5 XC874 Pin Configuration, PG-VQFN-48 Package (top view)






Figure 8 Memory Map of XC87x with 52K Flash Memory in user mode



SYSCON0

Functional Description

System Control Register 0 Reset Value: 04 7 5 4 3 2 1 0 6 IMODE 1 RMAP 0 0 0 r r r r rw rw

Field	Bits	Туре	Description
RMAP	0	rw	 Interrupt Node XINTR0 Enable The access to the standard SFR area is enabled The access to the mapped SFR area is enabled
1	2	r	Reserved Returns 1 if read; should be written with 1.
0	[7:5], 3,1	r	Reserved Returns 0 if read; should be written with 0.

Note: The RMAP bit should be cleared/set by ANL or ORL instructions. The rest bits of SYSCON0 should not be modified.

3.2.2.2 Address Extension by Paging

Address extension is further performed at the module level by paging. With the address extension by mapping, the XC87x has a 256-SFR address range. However, this is still less than the total number of SFRs needed by the on-chip peripherals. To meet this requirement, some peripherals have a built-in local address extension mechanism for increasing the number of addressable SFRs. The extended address range is not directly controlled by the CPU instruction itself, but is derived from bit field PAGE in the module page register MOD_PAGE. Hence, the bit field PAGE must be programmed before accessing the SFR of the target module. Each module may contain a different number of pages and a different number of SFRs per page, depending on the specific requirement. Besides setting the correct RMAP bit value to select the SFR area, the user must also ensure that a valid PAGE is selected to target the desired SFR. A page inside the extended address range can be selected as shown in **Figure 10**.



Field	Bits	Туре	Description
OP	[7:6]	w	 Operation 0X Manual page mode. The value of STNR is ignored and PAGE is directly written. 10 New page programming with automatic page saving. The value written to the bit positions of PAGE is stored. In parallel, the previous contents of PAGE are saved in the storage bit field STx indicated by STNR. 11 Automatic restore page action. The value written to the bit positions PAGE is ignored and instead, PAGE is overwritten by the contents of the storage bit field STx indicated by STNR.
0	3	r	Reserved Returns 0 if read; should be written with 0.

3.2.3 Bit Protection Scheme

The bit protection scheme prevents direct software writing of selected bits (i.e., protected bits) using the PASSWD register. When the bit field MODE is 11_B , writing 10011_B to the bit field PASS opens access to writing of all protected bits, and writing 10101_B to the bit field PASS closes access to writing of all protected bits. In both cases, the value of the bit field MODE is not changed even if PASSWD register is written with 98_H or $A8_H$. It can only be changed when bit field PASS is written with 11000_B , for example, writing D0_H to PASSWD register disables the bit protection scheme.

Note that access is opened for maximum 32 CCLKs if the "close access" password is not written. If "open access" password is written again before the end of 32 CCLK cycles, there will be a recount of 32 CCLK cycles. The protected bits include the N- and K-Divider bits, NDIV and KDIV; the Watchdog Timer enable bit, WDTEN; and the power-down and slow-down enable bits, PD and SD.



3.2.4.5 WDT Registers

The WDT SFRs can be accessed in the mapped memory area (RMAP = 1).

Addr	Register Name	7	6	5	4	3	2	1	0	
RMAP =	= 1					•				
вв _Н	WDTCON Reset: 00 _H Watchdog Timer Control	Bit Field		0	WINB EN	WDTP R	0	WDTE N	WDTR S	WDTI N
	Register	Туре		r	rw	rh	r	rw	rwh	rw
вс _Н	WDTREL Reset: 00 _H	Bit Field	WDTREL							
	Watchdog Timer Reload Register	Туре	rw							
вd _Н	WDTWINB Reset: 00 _H	Bit Field	WDTWINB							
	Watchdog Window-Boundary Count Register	Туре	rw							
BE _H	WDTL Reset: 00 _H Bit Field									
	Watchdog Timer Register Low	Туре	rh							
bf _h	WDTH Reset: 00 _H	Bit Field				W	DT			
	Watchdog Timer Register High	Туре				r	h			

Table 9WDT Register Overview

3.2.4.6 Port Registers

The Port SFRs can be accessed in the standard memory area (RMAP = 0).

Table 10Port Register Overview

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
RMAP =	= 0									
B2 _H	PORT_PAGE Reset: 00 _H	Bit Field	Bit Field OP		STNR		0	PAGE		
	Page Register	Туре	w		w		r	rwh		
RMAP =	= 0, PAGE 0	-								
80 _H	P0_DATA Reset: 00 _H	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	P0 Data Register	Туре	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh
86 _H	P0_DIR Reset: 00 _H	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	P0 Direction Register	Туре	rw	rw	rw	rw	rw	rw	rw	rw
90 _H	P1_DATA Reset: 00 _H P1 Data Register	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
		Туре	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh
91 _H	P1_DIR Reset: 00 _H	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	P1 Direction Register	Туре	rw	rw	rw	rw	rw	rw	rw	rw
92 _H	P5_DATA Reset: 00 _H	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	P5 Data Register	Туре	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh
93 _H	P5_DIR Reset: 00 _H	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	P5 Direction Register	Туре	rw	rw	rw	rw	rw	rw	rw	rw



Table 14CCU6 Register Overview (cont'd)

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
FD _H	CCU6_MODCTRH Reset: 00 _H Modulation Control Register High	Bit Field	ECT1 3O	0		L	T13M	ODEN	•	
		Туре	rw	r			r	w		
FE _H	CCU6_TRPCTRL Reset: 00 _H Trap Control Register Low	Bit Field			0			TRPM 2	TRPM 1	TRPM 0
		Туре			r			rw	rw	rw
FF _H	CCU6_TRPCTRH Reset: 00 _H Trap Control Register High	Bit Field	TRPP EN	TRPE N13	TRPEN					
		Туре	rw	rw	rw					
RMAP =	0, PAGE 3	1			1					
9A _H	CCU6_MCMOUTL Reset: 00 _H	Bit Field	0	R	MCMP					
	Multi-Channel Mode Output Register Low	Туре	r	rh	rh					
9B _H	CCU6_MCMOUTH Reset: 00 _H	Bit Field	()		CURH		EXPH		
	Multi-Channel Mode Output Register High	Туре		r		rh			rh	
9CH	CCU6_ISL Reset: 00 _H Capture/Compare Interrupt Status	Bit Field	T12 PM	T12 OM	ICC62 F	ICC62 R	ICC61 F	ICC61 R	ICC60 F	ICC60 R
	Register Low	Туре	rh	rh	rh	rh	rh	rh	rh	rh
9D _H	CCU6_ISH Reset: 00 _H Capture/Compare Interrupt Status	Bit Field	STR	IDLE	WHE	CHE	TRPS	TRPF	T13 PM	T13 CM
	Register High	Туре	rh	rh	rh	rh	rh	rh	rh	rh
9E _H	CCU6_PISEL0L Reset: 00 _H	Bit Field	IST	RP	ISCC62 ISC		C61 ISCC60		C60	
	Port Input Select Register 0 Low	Туре	r	w	rw r		w rw		N	
9F _H	CCU6_PISEL0H Reset: 00 _H Port Input Select Register 0 High	Bit Field	IST1	2HR	ISPOS2 ISP		POS1 ISF		OS0	
		Туре	r	W	rw r			w rw		N
A4 _H	CCU6_PISEL2 Reset: 00 _H Port Input Select Register 2	Bit Field	0 IST					IST1	3HR	
		Туре			r					N
FA _H	CCU6_T12LReset: 00 _H Timer T12 Counter Register Low	Bit Field	T12CVL							
	_	Туре	rwh							
FB _H	CCU6_T12H Reset: 00 _H Timer T12 Counter Register High	Bit Field	T12CVH							
		Туре	rwh							
FC _H	CCU6_T13L Reset: 00 _H Timer T13 Counter Register Low	Bit Field				T13	CVL			
		Туре				rv	vh			
FD _H	CCU6_T13H Reset: 00 _H Timer T13 Counter Register High	Bit Field				T13	CVH			
		Туре					vh			
FE _H	CCU6_CMPSTATL Reset: 00 _H Compare State Register Low	Bit Field	0	CC63 ST	CC POS2	CC POS1	CC POS0	CC62 ST	CC61 ST	CC60 ST
		Туре	r	rh	rh	rh	rh	rh	rh	rh
FF _H	CCU6_CMPSTATH Reset: 00 _H Compare State Register High	Bit Field	T13IM	COUT 63PS	COUT 62PS	CC62 PS	COUT 61PS	CC61 PS	COUT 60PS	CC60 PS
		Туре	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh



3.4 Interrupt System

The XC800 Core supports one non-maskable interrupt (NMI) and 14 maskable interrupt requests. In addition to the standard interrupt functions supported by the core, e.g., configurable interrupt priority and interrupt masking, the XC87x interrupt system provides extended interrupt support capabilities such as the mapping of each interrupt vector to several interrupt sources to increase the number of interrupt sources supported, and additional status registers for detecting and determining the interrupt source.

3.4.1 Interrupt Source

Figure 12 to **Figure 16** give a general overview of the interrupt sources and nodes, and their corresponding control and status flags.




Figure 12 Non-Maskable Interrupt Request Sources






Figure 15 Interrupt Request Sources (Part 3)



3.7.2 Booting Scheme

When the XC87x is reset, it must identify the type of configuration with which to start the different modes once the reset sequence is complete. Thus, boot configuration information that is required for activation of special modes and conditions needs to be applied by the external world through input pins. After power-on reset or hardware reset, the pins MBC, TMS and P0.0 collectively select the different boot options. Table 25 shows the available boot options in the XC87x.

MBC	TMS	P0.0	Type of Mode	PC Start Value					
1	0	Х	User Mode ² ; on-chip OSC/PLL non-bypassed	0000 _H					
0	0	X	BSL Mode; (LIN Mode ³⁾ , UART/ MultiCAN Mode ⁴⁾⁵⁾ and Alternate BSL Mode ⁶⁾); on-chip OSC/PLL non-bypassed	0000 _H					
0	1	0	OCDS Mode; on-chip OSC/PLL non- bypassed	0000 _H					
1	1	0	User (JTAG) Mode ⁷⁾ ; on-chip OSC/PLL non- bypassed (normal)	0000 _H					

Table 25 XC8/X Boot Selection "	Table 25	XC87x Boot Selection ¹⁾
---------------------------------	----------	------------------------------------

1) In addition to the pins MBC, TMS and P0.0, TM pin also requires an external pull down for all the boot options.

2) BSL mode is automatically entered if no valid password is installed and data at memory address 0000H equals zero.

3) If a device is programmed as LIN, LIN BSL is always used instead of UART/MultiCAN.

4) UART or MultiCAN BSL is decoded by firmware based on the protocol for product variant with MultiCAN. If no MultiCAN and LIN variant, UART BSL is used.

5) In MultiCAN BSL mode, the clock source is switched to XTAL by firmware, bypassing the on-chip oscillator. This avoids any frequency invariance with the on-chip oscillator and allows other frequency clock input, thus ensuring accurate baud rate detection (especially at high bit rates).

6) Alternate BSL Mode is a user defined BSL code programmed in Flash. It is entered if the AltBSLPassword is valid.

7) Normal user mode with standard JTAG (TCK,TDI,TDO) pins for hot-attach purpose.

Note: The boot options are valid only with the default set of UART and JTAG pins.



resistance method. Oscillation measurement with the final target system is strongly recommended to verify the input amplitude at XTAL1 and to determine the actual oscillation allowance (margin negative resistance) for the oscillator-crystal system.

When using an external clock signal, the signal must be connected to XTAL1. XTAL2 is left open (unconnected).

The oscillator can also be used in combination with a ceramic resonator. The final circuitry must also be verified by the resonator vendor. **Figure 21** shows the recommended external oscillator circuitries for both operating modes, external crystal mode and external input clock mode.




Figure 21 External Oscillator Circuitry

Note: For crystal operation, it is strongly recommended to measure the negative resistance in the final target system (layout) to determine the optimum parameters for the oscillator operation. Please refer to the minimum and maximum values of the negative resistance specified by the crystal supplier.



3.10 Watchdog Timer

The Watchdog Timer (WDT) provides a highly reliable and secure way to detect and recover from software or hardware failures. The WDT is reset at a regular interval that is predefined by the user. The CPU must service the WDT within this interval to prevent the WDT from causing an XC87x system reset. Hence, routine service of the WDT confirms that the system is functioning properly. This ensures that an accidental malfunction of the XC87x will be aborted in a user-specified time period.

In debug mode, the WDT is default suspended and stops counting. Therefore, there is no need to refresh the WDT during debugging.

Features

- 16-bit Watchdog Timer
- Programmable reload value for upper 8 bits of timer
- Programmable window boundary
- Selectable input frequency of $f_{PCLK}/2$ or $f_{PCLK}/128$
- Time-out detection with NMI generation and reset prewarning activation (after which a system reset will be performed)

The WDT is a 16-bit timer incremented by a count rate of $f_{PCLK}/2$ or $f_{PCLK}/128$. This 16-bit timer is realized as two concatenated 8-bit timers. The upper 8 bits of the WDT can be preset to a user-programmable value via a watchdog service access in order to modify the watchdog expire time period. The lower 8 bits are reset on each service access. **Figure 24** shows the block diagram of the WDT unit.




Figure 24 WDT Block Diagram



3.20 Capture/Compare Unit 6

The Capture/Compare Unit 6 (CCU6) provides two independent timers (T12, T13), which can be used for Pulse Width Modulation (PWM) generation, especially for AC-motor control. The CCU6 also supports special control modes for block commutation and multi-phase machines.

The timer T12 can function in capture and/or compare mode for its three channels. The timer T13 can work in compare mode only.

The multi-channel control unit generates output patterns, which can be modulated by T12 and/or T13. The modulation sources can be selected and combined for the signal modulation.

Timer T12 Features

- Three capture/compare channels, each channel can be used either as a capture or as a compare channel
- Supports generation of a three-phase PWM (six outputs, individual signals for highside and lowside switches)
- 16-bit resolution, maximum count frequency = peripheral clock frequency
- Dead-time control for each channel to avoid short-circuits in the power stage
- Concurrent update of the required T12/13 registers
- · Generation of center-aligned and edge-aligned PWM
- Supports single-shot mode
- Supports many interrupt request sources
- Hysteresis-like control mode

Timer T13 Features

- One independent compare channel with one output
- 16-bit resolution, maximum count frequency = peripheral clock frequency
- Can be synchronized to T12
- Interrupt generation at period-match and compare-match
- Supports single-shot mode

Additional Features

- Implements block commutation for Brushless DC-drives
- Position detection via Hall-sensor pattern
- Automatic rotational speed measurement for block commutation
- Integrated error handling
- Fast emergency stop without CPU load via external signal (CTRAP)
- · Control modes for multi-channel AC-drives
- Output levels can be selected and adapted to the power stage

The block diagram of the CCU6 module is shown in **Figure 29**.



3.22 Analog-to-Digital Converter

The XC87x includes a high-performance 10-bit Analog-to-Digital Converter (ADC) with eight multiplexed analog input channels. The ADC uses a successive approximation technique to convert the analog voltage levels from up to eight different sources. The analog input channels of the ADC are available at AN0 - AN7.

Features

- Successive approximation
- 8-bit or 10-bit resolution
- Eight analog channels
- Four independent result registers
- Result data protection for slow CPU access (wait-for-read mode)
- Single conversion mode
- Autoscan functionality
- Limit checking for conversion results
- Data reduction filter (accumulation of up to 2 conversion results)
- Two independent conversion request sources with programmable priority
- · Selectable conversion request trigger
- Flexible interrupt generation with configurable service nodes
- Programmable sample time
- Programmable clock divider
- · Cancel/restart feature for running conversions
- Integrated sample and hold circuitry
- Compensation of offset errors
- Low power modes

3.22.1 ADC Clocking Scheme

A common module clock f_{ADC} generates the various clock signals used by the analog and digital parts of the ADC module:

- f_{ADCA} is input clock for the analog part.
- f_{ADCI} is internal clock for the analog part (defines the time base for conversion length and the sample time). This clock is generated internally in the analog part, based on the input clock f_{ADCA} to generate a correct duty cycle for the analog components.
- f_{ADCD} is input clock for the digital part.

Figure 31 shows the clocking scheme of the ADC module. The prescaler ratio is selected by bit field CTC in register GLOBCTR. A prescaling ratio of 32 can be selected when the maximum performance of the ADC is not required.



3.23 On-Chip Debug Support

The On-Chip Debug Support (OCDS) provides the basic functionality required for the software development and debugging of XC800-based systems.

The OCDS design is based on these principles:

- Use the built-in debug functionality of the XC800 Core
- · Add a minimum of hardware overhead
- Provide support for most of the operations by a Monitor Program
- Use standard interfaces to communicate with the Host (a Debugger)

Features

- Set breakpoints on instruction address and on address range within the Program Memory
- Set breakpoints on internal RAM address range
- Support unlimited software breakpoints in Flash/RAM code region
- Process external breaks via JTAG and upon activating a dedicated pin
- Step through the program code

The OCDS functional blocks are shown in **Figure 33**. The Monitor Mode Control (MMC) block at the center of OCDS system brings together control signals and supports the overall functionality. The MMC communicates with the XC800 Core, primarily via the Debug Interface, and also receives reset and clock signals.

After processing memory address and control signals from the core, the MMC provides proper access to the dedicated extra-memories: a Monitor ROM (holding the code) and a Monitor RAM (for work-data and Monitor-stack).


The OCDS system is accessed through the JTAG¹⁾, which is an interface dedicated exclusively for testing and debugging activities and is not normally used in an application. The dedicated MBC pin is used for external configuration and debugging control.

Note: All the debug functionality described here can normally be used only after XC87x has been started in OCDS mode.

¹⁾ The pins of the JTAG port can be assigned to either the primary port (Port 0) or either of the secondary ports (Ports 1 and 2/Port 5).

User must set the JTAG pins (TCK and TDI) as input during connection with the OCDS system.







3.23.1 JTAG ID Register

This is a read-only register located inside the JTAG module, and is used to recognize the device(s) connected to the JTAG interface. Its content is shifted out when INSTRUCTION register contains the IDCODE command (opcode 04_H), and the same is also true immediately after reset.

The JTAG ID register contents for the XC87x Flash devices are given in Table 36.

Device Type	Device Name	JTAG ID	
Flash	XC87x*-16FF	1018 2083 _H	
	XC87x*-13FF	1018 3083 _H	

Note: The asterisk (*) above denotes all possible device configurations.



Electrical Parameters

Table 40Input/Output Characteristics (Operating Conditions apply) (cont'd)

Parameter	Symbol		Limit Values		Unit	Test Conditions	
			min.	max.			
Maximum current per pin (excluding $V_{\rm DDP}$ and $V_{\rm SS}$)	I _M SR	SR	-	25	mA		
Maximum current for all pins (excluding V_{DDP} and V_{SS})	$\Sigma I_{M} $	SR	_	150	mA		
Maximum current into V_{DDP}	I _{mvddp}	SR	_	200	mA	5)	
Maximum current out of $V_{\rm SS}$	I _{MVSS}	SR	-	200	mA	5)	
V_{DDP} = 3.3 V Range			·	·			
Output low voltage	V _{OL}	CC	_	0.5	V	I_{OL} = 6 mA (DS = 0) ¹⁾ I_{OL} = 8 mA (DS = 1) ²⁾	
Output high voltage	V _{OH}	CC	2.2	-	V	I_{OH} = -5 mA (DS = 0) ¹⁾ I_{OH} = -7 mA (DS = 1) ²⁾	
Input low voltage	V_{IL}	SR	-0.3	0.7	V	CMOS Mode	
Input high voltage	$V_{\rm IH}$	SR	2	V_{DDP}	V	CMOS Mode	
Input Hysteresis	HYS	CC	0.28	-	V	CMOS Mode ³⁾⁷⁾	
Input low voltage at XTAL1	V _{ILX}	SR	-0.3	0.7	V		
Input high voltage at XTAL1	V _{IHX}	SR	2.3	V _{DDP}	V		
Pull-up current	I _{PU}	SR	_	-7	μA	V _{IH,min}	
			-35	_	μA	$V_{\rm IL,max}$	
Pull-down current	$I_{\rm PD}$	SR	_	12	μA	V _{IL,max}	
			60	-	μA	V _{IH,min}	
Input leakage current	I _{OZ1}	CC	-1	1	μA	$0 < V_{IN} < V_{DDP},$ $T_A \le 105^{\circ}C^{4)}$	
Overload current on any pin	I _{OV}	SR	-5	5	mA		
Absolute sum of overload currents	$\Sigma I_{\rm OV} $	SR	_	25	mA	5)	



Electrical Parameters

Table 46Power Down Current¹⁾ (Operating Conditions apply; $V_{DDP} = 3.3V$
range)

Parameter	Symbol	Limit Values		Unit	Test Conditions
		typ. ²⁾	max. ³⁾	1	
V_{DDP} = 3.3V Range	·				
Power-Down Mode	I _{PDP}	20	80	μA	$T_{A} = + 25 \ ^{\circ}C^{4)5)}$
		-	250	μA	$T_{\rm A}$ = + 85 °C ⁵⁾⁶⁾

1) The table is only applicable to SAF and SAX variants.

2) The typical I_{PDP} values are based on preliminary measurements and are to be used as reference only. These values are measured at V_{DDP} = 3.3 V.

3) The maximum $I_{\rm PDP}$ values are measured at $V_{\rm DDP}$ = 3.6 V.

4) I_{PDP} has a maximum value of 450 μ A at T_A = + 105 °C.

5) I_{PDP} is measured with: $\overline{RESET} = V_{DDP}$, $V_{AGND} = V_{SS}$, RXD/INT0 = V_{DDP} ; rest of the ports are programmed to be input with either internal pull devices enabled or driven externally to ensure no floating inputs.

6) Not subjected to production test, verified by design/characterization.