

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

| Product Status             | Discontinued at Digi-Key                                                           |
|----------------------------|------------------------------------------------------------------------------------|
| Core Processor             | XC800                                                                              |
| Core Size                  | 8-Bit                                                                              |
| Speed                      | 27MHz                                                                              |
| Connectivity               | CANbus, SPI, SSI, UART/USART                                                       |
| Peripherals                | Brown-out Detect/Reset, POR, PWM, WDT                                              |
| Number of I/O              | 40                                                                                 |
| Program Memory Size        | 52KB (52K x 8)                                                                     |
| Program Memory Type        | FLASH                                                                              |
| EEPROM Size                | -                                                                                  |
| RAM Size                   | 3.25К х 8                                                                          |
| Voltage - Supply (Vcc/Vdd) | 4.5V ~ 5.5V                                                                        |
| Data Converters            | A/D 8x10b                                                                          |
| Oscillator Type            | Internal                                                                           |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                  |
| Mounting Type              | Surface Mount                                                                      |
| Package / Case             | 64-LQFP                                                                            |
| Supplier Device Package    | PG-LQFP-64-4                                                                       |
| Purchase URL               | https://www.e-xfl.com/product-detail/infineon-technologies/saf-xc878cm-13ffi-5v-aa |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



## **General Device Information**

# Table 3Pin Definitions and Functions (cont'd)

| Symbol | Pin Number<br>(LQFP-64 /<br>VQFN-48) | Туре | Reset<br>State | Function                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                   |  |  |  |
|--------|--------------------------------------|------|----------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|--|--|
| P1     |                                      | I/O  |                | Port 1<br>Port 1 is an 8-bit bidirectional general purpose<br>I/O port. It can be used as alternate functions<br>for the JTAG, CCU6, UART, Timer 0, Timer 1,<br>T2CCU, Timer 21, MultiCAN, SSC and<br>External Bus Interface.<br>Note: External Bus Interface is not available in<br>XC874. |                                                                                                                                                                                                   |  |  |  |
| P1.0   | 34/25                                |      | PU             | RXD_0<br>T2EX_0<br>RXDC0_0<br>A8                                                                                                                                                                                                                                                            | UART Receive Data Input<br>Timer 2 External Trigger Input<br>MultiCAN Node 0 Receiver Input<br>Address Line 8 Output                                                                              |  |  |  |
| P1.1   | 35/26                                |      | PU             | EXINT3_0<br>T0_1<br>TXD_0<br>TXDC0_0<br>A9                                                                                                                                                                                                                                                  | External Interrupt Input 3<br>Timer 0 Input<br>UART Transmit Data<br>Output/Clock Output<br>MultiCAN Node 0 Transmitter<br>Output<br>Address Line 9 Output                                        |  |  |  |
| P1.2   | 36/27                                |      | PU             | SCK_0<br>A10                                                                                                                                                                                                                                                                                | SSC Clock Input/Output<br>Address Line 10 Output                                                                                                                                                  |  |  |  |
| P1.3   | 37/28                                |      | PU             | MTSR_0<br>SCK_2<br>TXDC1_3<br>A11                                                                                                                                                                                                                                                           | SSC Master Transmit<br>Output/Slave Receive Input<br>SSC Clock Input/Output<br>MultiCAN Node 1 Transmitter<br>Output<br>Address Line 11 Output                                                    |  |  |  |
| P1.4   | 38/29                                |      | PU             | MRST_0<br>EXINT0_1<br>RXDC1_3<br>MTSR_2<br>A12                                                                                                                                                                                                                                              | SSC Master Receive Input/<br>Slave Transmit Output<br>External Interrupt Input 0<br>MultiCAN Node 1 Receiver Input<br>SSC Master Transmit<br>Output/Slave Receive Input<br>Address Line 12 Output |  |  |  |



# **3** Functional Description

**Chapter 3** provides an overview of the XC87x functional description.

# 3.1 **Processor Architecture**

The XC87x is based on a high-performance 8-bit Central Processing Unit (CPU) that is compatible with the standard 8051 processor. While the standard 8051 processor is designed around a 12-clock machine cycle, the XC87x CPU uses a 2-clock machine cycle. This allows fast access to ROM or RAM memories without wait state. The instruction set consists of 45% one-byte, 41% two-byte and 14% three-byte instructions.

The XC87x CPU provides a range of debugging features, including basic stop/start, single-step execution, breakpoint support and read/write access to the data memory, program memory and Special Function Registers (SFRs).

Figure 6 shows the CPU functional blocks.



Figure 6 CPU Block Diagram



# 3.2.3.1 Password Register

# PASSWD

| Password | Register |      |   |   |               | Reset | Value: 07 <sub>H</sub> |
|----------|----------|------|---|---|---------------|-------|------------------------|
| 7        | 6        | 5    | 4 | 3 | 2             | 1     | 0                      |
|          |          | PASS | I |   | PROTECT<br>_S | МС    | DE                     |
|          |          | W    |   |   | rh            | r     | W                      |

| Field     | Bits  | Туре | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
|-----------|-------|------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| MODE      | [1:0] | rw   | <ul> <li>Bit Protection Scheme Control Bits</li> <li>00 Scheme disabled - direct access to the protected bits is allowed.</li> <li>11 Scheme enabled - the bit field PASS has to be written with the passwords to open and close the access to protected bits. (default)</li> <li>Others:Scheme Enabled.</li> <li>These two bits cannot be written directly. To change the value between 11<sub>B</sub> and 00<sub>B</sub>, the bit field PASS must be written with 11000<sub>B</sub>; only then, will the MODE[1:0] be registered.</li> </ul> |
| PROTECT_S | 2     | rh   | <ul> <li>Bit Protection Signal Status Bit</li> <li>This bit shows the status of the protection.</li> <li>0 Software is able to write to all protected bits.</li> <li>1 Software is unable to write to any protected bits.</li> </ul>                                                                                                                                                                                                                                                                                                           |
| PASS      | [7:3] | W    | Password BitsThe Bit Protection Scheme only recognizes threepatterns. $11000_B$ Enables writing of the bit field MODE. $10011_B$ Opens access to writing of all protected bits. $10101_B$ Closes access to writing of all protected bits                                                                                                                                                                                                                                                                                                       |



# Table 10Port Register Overview (cont'd)

| Addr            | Register Name                         | Bit       | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
|-----------------|---------------------------------------|-----------|----|----|----|----|----|----|----|----|
| 91 <sub>H</sub> | P1_ALTSEL1 Reset: 00 <sub>H</sub>     | Bit Field | P7 | P6 | P5 | P4 | P3 | P2 | P1 | P0 |
|                 | P1 Alternate Select 1 Register        | Туре      | rw |
| 92 <sub>H</sub> | P5_ALTSEL0 Reset: 00 <sub>H</sub>     | Bit Field | P7 | P6 | P5 | P4 | P3 | P2 | P1 | P0 |
|                 | P5 Alternate Select 0 Register        | Туре      | rw |
| 93 <sub>H</sub> | P5_ALTSEL1 Reset: 00 <sub>H</sub>     | Bit Field | P7 | P6 | P5 | P4 | P3 | P2 | P1 | P0 |
|                 | P5 Alternate Select 1 Register        | Туре      | rw |
| во <sub>Н</sub> | P3_ALTSEL0 Reset: 00 <sub>H</sub>     | Bit Field | P7 | P6 | P5 | P4 | P3 | P2 | P1 | P0 |
|                 | P3 Alternate Select U Register        | Туре      | rw |
| B1 <sub>H</sub> | P3_ALTSEL1 Reset: 00 <sub>H</sub>     | Bit Field | P7 | P6 | P5 | P4 | P3 | P2 | P1 | P0 |
|                 | P3 Alternate Select 1 Register        | Туре      | rw |
| C8 <sub>H</sub> | P4_ALTSEL0 Reset: 00 <sub>H</sub>     | Bit Field | P7 | P6 | P5 | P4 | P3 | P2 | P1 | P0 |
|                 | P4 Alternate Select U Register        | Туре      | rw |
| C9 <sub>H</sub> | P4_ALTSEL1 Reset: 00 <sub>H</sub>     | Bit Field | P7 | P6 | P5 | P4 | P3 | P2 | P1 | P0 |
|                 | P4 Alternate Select 1 Register        | Туре      | rw |
| RMAP =          | 0, PAGE 3                             |           |    | -  | -  |    | -  |    |    |    |
| 80 <sub>H</sub> | P0_OD Reset: 00 <sub>H</sub>          | Bit Field | P7 | P6 | P5 | P4 | P3 | P2 | P1 | P0 |
|                 | P0 Open Drain Control Register        | Туре      | rw |
| 86 <sub>H</sub> | P0_DS Reset: FF <sub>H</sub>          | Bit Field | P7 | P6 | P5 | P4 | P3 | P2 | P1 | P0 |
|                 | Register                              | Туре      | rw |
| 90 <sub>H</sub> | P1_OD Reset: 00 <sub>H</sub>          | Bit Field | P7 | P6 | P5 | P4 | P3 | P2 | P1 | P0 |
|                 | P1 Open Drain Control Register        | Туре      | rw |
| 91 <sub>H</sub> | P1_DS Reset: FF <sub>H</sub>          | Bit Field | P7 | P6 | P5 | P4 | P3 | P2 | P1 | P0 |
|                 | Register                              | Туре      | rw |
| 92 <sub>H</sub> | P5_OD Reset: 00 <sub>H</sub>          | Bit Field | P7 | P6 | P5 | P4 | P3 | P2 | P1 | P0 |
|                 | P5 Open Drain Control Register        | Туре      | rw |
| 93 <sub>H</sub> | P5_DS Reset: FF <sub>H</sub>          | Bit Field | P7 | P6 | P5 | P4 | P3 | P2 | P1 | P0 |
|                 | P5 Drive Strength Control<br>Register | Туре      | rw |
| в0 <sub>Н</sub> | P3_OD Reset: 00 <sub>H</sub>          | Bit Field | P7 | P6 | P5 | P4 | P3 | P2 | P1 | P0 |
|                 | P3 Open Drain Control Register        | Туре      | rw |
| B1 <sub>H</sub> | P3_DS Reset: FF <sub>H</sub>          | Bit Field | P7 | P6 | P5 | P4 | P3 | P2 | P1 | P0 |
|                 | P3 Drive Strength Control<br>Register | Туре      | rw |
| C8 <sub>H</sub> | P4_OD Reset: 00 <sub>H</sub>          | Bit Field | P7 | P6 | P5 | P4 | P3 | P2 | P1 | P0 |
|                 | P4 Open Drain Control Register        | Туре      | rw |
| C9 <sub>H</sub> | P4_DS Reset: FF <sub>H</sub>          | Bit Field | P7 | P6 | P5 | P4 | P3 | P2 | P1 | P0 |
|                 | P4 Drive Strength Control<br>Register | Туре      | rw |



# 3.2.4.8 Timer 2 Compare/Capture Unit Registers

The Timer 2 Compare/Capture Unit SFRs can be accessed in the standard memory area (RMAP = 0).

#### Table 12T2CCU Register Overview

| Addr            | Register Name                                                     | Bit       | 7          | 6          | 5           | 4         | 3         | 2         | 1         | 0          |
|-----------------|-------------------------------------------------------------------|-----------|------------|------------|-------------|-----------|-----------|-----------|-----------|------------|
| RMAP =          | = 0                                                               |           |            |            |             |           |           |           |           |            |
| C7 <sub>H</sub> | T2_PAGE Reset: 00 <sub>H</sub>                                    | Bit Field | 0          | Р          | ST          | NR        | 0         |           | PAGE      |            |
|                 | Page Register                                                     | Туре      | V          | v          | V           | V         | r         |           | rwh       |            |
| RMAP =          | 0, PAGE 0                                                         |           | •          |            |             |           | •         | •         |           |            |
| c₀ <sup>H</sup> | T2_T2CON         Reset: 00 <sub>H</sub> Timer 2 Control Register  | Bit Field | TF2        | EXF2       | (           | )         | EXEN<br>2 | TR2       | C/T2      | CP/<br>RL2 |
|                 |                                                                   | Туре      | rwh        | rwh        | 1           | r         | rw        | rwh       | rw        | rw         |
| C1 <sub>H</sub> | T2_T2MODReset: 00Timer 2 Mode Register                            | Bit Field | T2RE<br>GS | T2RH<br>EN | EDGE<br>SEL | PREN      |           | T2PRE     |           | DCEN       |
|                 |                                                                   | Туре      | rw         | rw         | rw          | rw        |           | rw        |           | rw         |
| C2 <sub>H</sub> | T2_RC2L Reset: 00 <sub>H</sub>                                    | Bit Field |            |            |             | R         | C2        |           |           |            |
|                 | Register Low                                                      | Туре      |            |            |             | rv        | vh        |           |           |            |
| C3 <sub>H</sub> | T2_RC2H Reset: 00 <sub>H</sub>                                    | Bit Field |            |            |             | R         | C2        |           |           |            |
|                 | Timer 2 Reload/Capture<br>Register High                           | Туре      |            |            |             | rv        | vh        |           |           |            |
| C4 <sub>H</sub> | T2_T2L Reset: 00 <sub>H</sub>                                     | Bit Field |            |            |             | TH        | IL2       |           |           |            |
|                 | Timer 2 Register Low                                              | Туре      | rwh        |            |             |           |           |           |           |            |
| C5 <sub>H</sub> | T2_T2H Reset: 00 <sub>H</sub>                                     | Bit Field | d THL2     |            |             |           |           |           |           |            |
|                 | Timer 2 Register High                                             | Туре      |            |            |             | rv        | vh        |           |           |            |
| C6 <sub>H</sub> | T2_T2CON1Reset: 03 <sub>H</sub> Timer 2 Control Register 1        | Bit Field |            |            | (           | )         |           |           | TF2EN     | EXF2E<br>N |
|                 |                                                                   | Туре      |            |            | l           | r         |           |           | rw        | rw         |
| RMAP =          | 0, PAGE 1                                                         |           |            |            | -           |           |           |           |           |            |
| C0 <sub>H</sub> | T2CCU_CCEN Reset: 00 <sub>H</sub>                                 | Bit Field | CC         | M3         | CC          | M2        | CC        | M1        | CC        | MO         |
|                 | Enable Register                                                   | Туре      | r          | N          | r           | N         | r         | N         | r         | N          |
| C1 <sub>H</sub> | T2CCU_CCTBSELReset: 00 <sub>H</sub><br>T2CCU Capture/Compare Time | Bit Field | CASC       | CCTT<br>OV | CCTB<br>5   | CCTB<br>4 | CCTB<br>3 | CCTB<br>2 | CCTB<br>1 | CCTB<br>0  |
|                 | Base Select Register                                              | Туре      | rw         | rwh        | rw          | rw        | rw        | rw        | rw        | rw         |
| C2 <sub>H</sub> | T2CCU_CCTRELLReset: 00 <sub>H</sub>                               | Bit Field | CCTREL     |            |             |           |           |           |           |            |
|                 | Timer Reload Register Low                                         | Туре      | rw         |            |             |           |           |           |           |            |
| C3 <sub>H</sub> | T2CCU_CCTRELHReset: 00H                                           | Bit Field |            |            |             | ССТ       | REL       |           |           |            |
|                 | Timer Reload Register High                                        | Туре      |            |            |             | r         | w         |           |           |            |
| C4 <sub>H</sub> | T2CCU_CCTL Reset: 00 <sub>H</sub>                                 | Bit Field |            |            |             | C         | СТ        |           |           |            |
|                 | T2CCU Capture/Compare<br>Timer Register Low                       |           |            |            |             | rv        | vh        |           |           |            |



# 3.2.4.10 CCU6 Registers

The CCU6 SFRs can be accessed in the standard memory area (RMAP = 0).

#### Table 14 CCU6 Register Overview

| Addr                                                                                     | Register Name                                                                | Bit       | 7          | 6          | 5           | 4          | 3          | 2          | 1          | 0          |  |  |
|------------------------------------------------------------------------------------------|------------------------------------------------------------------------------|-----------|------------|------------|-------------|------------|------------|------------|------------|------------|--|--|
| RMAP =                                                                                   | = 0                                                                          |           |            |            |             |            |            |            |            |            |  |  |
| A3 <sub>H</sub>                                                                          | CCU6_PAGE Reset: 00 <sub>H</sub>                                             | Bit Field | C          | P          | ST          | NR         | 0          | PAGE       |            |            |  |  |
|                                                                                          | Page Register                                                                | Туре      | ١          | w w r      |             |            | r          |            | rwh        |            |  |  |
| RMAP =                                                                                   | : 0, PAGE 0                                                                  |           |            |            |             |            |            |            |            |            |  |  |
| 9A <sub>H</sub>                                                                          | CCU6_CC63SRL Reset: 00 <sub>H</sub>                                          | Bit Field |            |            |             | CC6        | 3SL        |            |            |            |  |  |
|                                                                                          | for Channel CC63 Low                                                         | Туре      |            | rw         |             |            |            |            |            |            |  |  |
| 9B <sub>H</sub>                                                                          | CCU6_CC63SRH Reset: 00 <sub>H</sub>                                          | Bit Field |            | CC63SH     |             |            |            |            |            |            |  |  |
|                                                                                          | for Channel CC63 High                                                        | Туре      |            |            |             | r          | W          |            |            |            |  |  |
| 9CH                                                                                      | CCU6_TCTR4L Reset: 00 <sub>H</sub><br>Timer Control Register 4 Low           | Bit Field | T12<br>STD | T12<br>STR |             | 0          | DT<br>RES  | T12<br>RES | T12R<br>S  | T12R<br>R  |  |  |
|                                                                                          |                                                                              | Туре      | w          | w          |             | r          | w          | w          | w          | w          |  |  |
| 9D <sub>H</sub>                                                                          | CCU6_TCTR4H Reset: 00 <sub>H</sub><br>Timer Control Register 4 High          | Bit Field | T13<br>STD | T13<br>STR |             | 0          |            | T13<br>RES | T13R<br>S  | T13R<br>R  |  |  |
|                                                                                          |                                                                              | Туре      | w          | w          |             | r          |            | w          | w          | w          |  |  |
| 9E <sub>H</sub> CCU6_MCMOUTSL Reset: 00 <sub>H</sub><br>Multi-Channel Mode Output Shadow |                                                                              | Bit Field | STRM<br>CM | 0          | MCMPS       |            |            |            |            |            |  |  |
|                                                                                          | Register Low                                                                 | Туре      | w          | r          |             |            | r          | w          |            |            |  |  |
| 9F <sub>H</sub>                                                                          | CCU6_MCMOUTSH Reset: 00 <sub>H</sub><br>Multi-Channel Mode Output Shadow     | Bit Field | STRH<br>P  | 0          | CURHS EXPHS |            |            | EXPHS      |            |            |  |  |
|                                                                                          | Register High                                                                | Туре      | w          | r          | rw          |            | rw         |            |            |            |  |  |
| A4 <sub>H</sub>                                                                          | CCU6_ISRL Reset: 00 <sub>H</sub><br>Capture/Compare Interrupt Status         | Bit Field | RT12<br>PM | RT12<br>OM | RCC6<br>2F  | RCC6<br>2R | RCC6<br>1F | RCC6<br>1R | RCC6<br>0F | RCC6<br>0R |  |  |
|                                                                                          |                                                                              | Туре      | w          | w          | w           | w          | w          | w          | w          | w          |  |  |
| A5 <sub>H</sub>                                                                          | CCU6_ISRH Reset: 00 <sub>H</sub><br>Capture/Compare Interrupt Status         | Bit Field | RSTR       | RIDLE      | RWH<br>E    | RCHE       | 0          | RTRP<br>F  | RT13<br>PM | RT13<br>CM |  |  |
|                                                                                          | Reset Register High                                                          | Туре      | w          | w          | w           | w          | r          | w          | w          | w          |  |  |
| A6 <sub>H</sub>                                                                          | CCU6_CMPMODIFL Reset: 00 <sub>H</sub><br>Compare State Modification Register | Bit Field | 0          | MCC6<br>3S |             | 0          |            | MCC6<br>2S | MCC6<br>1S | MCC6<br>0S |  |  |
|                                                                                          | Low                                                                          | Туре      | r          | w          |             | r          |            | w          | w          | w          |  |  |
| а7 <sub>Н</sub>                                                                          | CCU6_CMPMODIFH Reset: 00 <sub>H</sub><br>Compare State Modification Register | Bit Field | 0          | MCC6<br>3R |             | 0          |            | MCC6<br>2R | MCC6<br>1R | MCC6<br>0R |  |  |
|                                                                                          | High                                                                         | Туре      | r          | w          |             | r          |            | w          | w          | w          |  |  |
| FA <sub>H</sub>                                                                          | CCU6_CC60SRL Reset: 00 <sub>H</sub>                                          | Bit Field |            |            |             | CC6        | 0SL        |            |            |            |  |  |
|                                                                                          | for Channel CC60 Low                                                         | Туре      |            |            |             | rv         | vh         |            |            |            |  |  |
| FB <sub>H</sub>                                                                          | CCU6_CC60SRH Reset: 00 <sub>H</sub>                                          | Bit Field |            |            |             | CC6        | 0SH        |            |            |            |  |  |
|                                                                                          | Capture/Compare Shadow Register<br>for Channel CC60 High                     | Туре      |            |            |             | rv         | vh         |            |            |            |  |  |



# Table 18 OCDS Register Overview

| Addr            | Register Name                                                  | Bit       | 7                  | 6         | 5          | 4          | 3           | 2                   | 1          | 0         |
|-----------------|----------------------------------------------------------------|-----------|--------------------|-----------|------------|------------|-------------|---------------------|------------|-----------|
| RMAP =          | = 1                                                            |           |                    |           |            |            |             |                     |            |           |
| E9 <sub>H</sub> | MMCR2 Reset: 8U <sub>H</sub><br>Monitor Mode Control 2         | Bit Field | STMO<br>DE         | EXBC      | DSUS<br>P  | MBCO<br>N  | ALTDI       | MMEP                | MMOD<br>E  | JENA      |
|                 | Register                                                       | Туре      | rw                 | rw        | rw         | rwh        | rw          | rwh                 | rh         | rh        |
| EA <sub>H</sub> | MEXTCR Reset: 0U <sub>H</sub>                                  | Bit Field |                    | . (       | 0          | •          |             | BAN                 | KBPx       |           |
|                 | Memory Extension Control<br>Register                           | Туре      |                    |           | r          |            |             | r                   | w          |           |
| EB <sub>H</sub> | MMWR1 Reset: 00 <sub>H</sub>                                   | Bit Field |                    |           |            | MM         | NR1         |                     |            |           |
|                 | Monitor Work Register 1                                        | Туре      |                    |           |            | r          | W           |                     |            |           |
| ec <sub>h</sub> | MMWR2 Reset: 00 <sub>H</sub>                                   | Bit Field |                    |           |            | MM         | NR2         |                     |            |           |
|                 | Monitor Work Register 2                                        | Туре      |                    |           |            | r          | w           |                     |            |           |
| F1 <sub>H</sub> | MMCR Reset: 00 <sub>H</sub><br>Monitor Mode Control Register   | Bit Field | MEXIT<br>_P        | MEXIT     | 0          | MSTE<br>P  | MRAM<br>S_P | MRAM<br>S           | TRF        | RRF       |
|                 |                                                                | Туре      | w                  | rwh       | r          | rw         | w           | rwh                 | rh         | rh        |
| F2 <sub>H</sub> | MMSR Reset: 00 <sub>H</sub><br>Monitor Mode Status Register    | Bit Field | MBCA<br>M          | MBCIN     | EXBF       | SWBF       | HWB3<br>F   | HWB2<br>F           | HWB1<br>F  | HWB0<br>F |
|                 |                                                                | Туре      | rw                 | rwh       | rwh        | rwh        | rwh         | rwh                 | rwh        | rwh       |
| F3 <sub>H</sub> | MMBPCR Reset: 00 <sub>H</sub><br>Breakpoints Control Register  | Bit Field | SWBC               | HW        | B3C        | HWB2C      |             | B2C HWB1 HWB0C<br>C |            | B0C       |
|                 |                                                                | Туре      | rw                 | r         | W          | r          | rw          |                     | r          | w         |
| F4 <sub>H</sub> | MMICR Reset: 00 <sub>H</sub><br>Monitor Mode Interrupt Control | Bit Field | DVEC<br>T          | DRET<br>R | COMR<br>ST | MSTS<br>EL | MMUI<br>E_P | MMUI<br>E           | RRIE_<br>P | RRIE      |
|                 | Register                                                       | Туре      | rwh                | rwh       | rwh        | rh         | w           | rw                  | w          | rw        |
| F5 <sub>H</sub> | MMDR Reset: 00 <sub>H</sub>                                    | Bit Field |                    |           |            | MM         | IRR         |                     |            |           |
|                 | Monitor Mode Data Transfer<br>Register<br>Receive              | Туре      | rh                 |           |            |            |             |                     |            |           |
| F6 <sub>H</sub> | HWBPSR Reset: 00 <sub>H</sub><br>Hardware Breakpoints Select   | Bit Field | d 0 BPSEL BPSEL _P |           |            |            |             |                     |            |           |
|                 |                                                                | Туре      |                    | r         |            | w          |             | r                   | w          |           |
| F7 <sub>H</sub> | HWBPDR Reset: 00 <sub>H</sub>                                  | Bit Field |                    |           |            | HWI        | BPxx        |                     |            |           |
|                 | Hardware Breakpoints Data<br>Register                          |           |                    |           |            | r          | w           |                     |            |           |





Figure 13 Interrupt Request Sources (Part 1)



# XC87xCLM

#### **Functional Description**



Figure 14 Interrupt Request Sources (Part 2)



# 3.4.3 Interrupt Priority

An interrupt that is currently being serviced can only be interrupted by a higher-priority interrupt, but not by another interrupt of the same or lower priority. Hence, an interrupt of the highest priority cannot be interrupted by any other interrupt request.

If two or more requests of different priority levels are received simultaneously, the request of the highest priority is serviced first. If requests of the same priority are received simultaneously, then an internal polling sequence determines which request is serviced first. Thus, within each priority level, there is a second priority structure determined by the polling sequence shown in **Table 23**.

| Source                                                                                         | Level     |
|------------------------------------------------------------------------------------------------|-----------|
| Non-Maskable Interrupt (NMI)                                                                   | (highest) |
| External Interrupt 0                                                                           | 1         |
| Timer 0 Interrupt                                                                              | 2         |
| External Interrupt 1                                                                           | 3         |
| Timer 1 Interrupt                                                                              | 4         |
| UART Interrupt                                                                                 | 5         |
| T2CCU,UART Normal Divider Overflow,<br>MultiCAN, LIN Interrupt                                 | 6         |
| ADC, MultiCAN Interrupt                                                                        | 7         |
| SSC Interrupt                                                                                  | 8         |
| External Interrupt 2, Timer 21, UART1, UART1<br>Normal Divider Overflow, MDU, CORDIC Interrupt | 9         |
| External Interrupt [6:3], MultiCAN Interrupt                                                   | 10        |
| CCU6 Interrupt Node Pointer 0, MultiCAN interrupt                                              | 11        |
| CCU6 Interrupt Node Pointer 1, MultiCAN Interrupt                                              | 12        |
| CCU6 Interrupt Node Pointer 2, MultiCAN Interrupt                                              | 13        |
| CCU6 Interrupt Node Pointer 3, MultiCAN Interrupt                                              | 14        |

#### Table 23 Priority Structure within Interrupt Level



# 3.6 Power Supply System with Embedded Voltage Regulator

The XC87x microcontroller requires two different levels of power supply:

- 3.3 V or 5.0 V for the Embedded Voltage Regulator (EVR) and Ports
- 2.5 V for the core, memory, on-chip oscillator, and peripherals

**Figure 19** shows the XC87x power supply system. A power supply of 3.3 V or 5.0 V must be provided from the external power supply pin. The 2.5 V power supply for the logic is generated by the EVR. The EVR helps to reduce the power consumption of the whole chip and the complexity of the application board design.

The EVR consists of a main voltage regulator and a low power voltage regulator. In active mode, both voltage regulators are enabled. In power-down mode<sup>1)</sup>, the main voltage regulator is switched off, while the low power voltage regulator continues to function and provide power supply to the system with low power consumption.



Figure 19 XC87x Power Supply System

## **EVR Features**

- Input voltage ( $V_{\text{DDP}}$ ): 3.3 V/5.0 V
- Output voltage ( $V_{DDC}$ ): 2.5 V ± 7.5%
- Low power voltage regulator provided in power-down mode<sup>1)</sup>
- $V_{\text{DDP}}$  prewarning detection
- V<sub>DDC</sub> brownout detection

72

<sup>1)</sup> SAK product variant does not support power-down mode.



not be bypassed for this PLL mode. The PLL mode is used during normal system operation.

(3.2)

$$f_{SYS} = f_{OSC} x \frac{NF}{NR x OD}$$

## System Frequency Selection

For the XC87x, the value of NF, NR and OD can be selected by bits NDIV, PDIV and KDIV respectively for different oscillator inputs inorder to obtain the required fsys. But the combination of these factors must fulfill the following condition:

- 100 MHz <  $f_{VCO}$  < 175 MHz
- 800 KHz < f<sub>OSC</sub> / (2 \* NR) < 8 MHz

**Table 26** provides examples on how the typical system frequency of fsys = 144 MHz and maximum frequency of 160 MHz (CPU clock = 26.67 MHz)can be obtained for the different oscillator sources.

| Oscillator | fosc  | Ν  | Ρ | К | fsys    |  |  |  |  |
|------------|-------|----|---|---|---------|--|--|--|--|
| On-chip    | 4 MHz | 72 | 2 | 1 | 144 MHz |  |  |  |  |
|            | 4 MHz | 80 | 2 | 1 | 160 MHz |  |  |  |  |
| External   | 8 MHz | 72 | 4 | 1 | 144 MHz |  |  |  |  |
|            | 6 MHz | 72 | 3 | 1 | 144 MHz |  |  |  |  |
|            | 4 MHz | 72 | 2 | 1 | 144 MHz |  |  |  |  |

Table 26System frequency ( $f_{svs}$  = 144 MHz)

## 3.8.1 Recommended External Oscillator Circuits

The oscillator circuit, a Pierce oscillator, is designed to work with both, an external crystal oscillator or an external stable clock source. It basically consists of an inverting amplifier and a feedback element with XTAL1 as input, and XTAL2 as output.

When using a crystal, a proper external oscillator circuitry must be connected to both pins, XTAL1 and XTAL2. The crystal frequency can be within the range of 2 MHz to 20 MHz. Additionally, it is necessary to have two load capacitances  $C_{X1}$  and  $C_{X2}$ , and depending on the crystal type, a series resistor  $R_{X2}$ , to limit the current. A test resistor  $R_Q$  may be temporarily inserted to measure the oscillation allowance (negative resistance) of the oscillator circuitry.  $R_Q$  values are typically specified by the crystal vendor. An external feedback resistor  $R_f$  is also required in the external oscillator circuitry. The exact values and related operating range are dependent on the crystal frequency and have to be determined and optimized together with the crystal vendor using the negative







#### Figure 25 WDT Timing Diagram

**Table 28** lists the possible watchdog time ranges that can be achieved using a certain module clock. Some numbers are rounded to 3 significant digits.

#### Table 28Watchdog Time Ranges

| Reload value    | Prescaler for $f_{PCLK}$ | Prescaler for <i>f</i> <sub>PCLK</sub> |  |  |  |  |  |  |  |
|-----------------|--------------------------|----------------------------------------|--|--|--|--|--|--|--|
| In WDTREL       | 2 (WDTIN = 0)            | 128 (WDTIN = 1)                        |  |  |  |  |  |  |  |
|                 | 24 MHz                   | 24 MHz                                 |  |  |  |  |  |  |  |
| FF <sub>H</sub> | 21.3 μs                  | 1.37 ms                                |  |  |  |  |  |  |  |
| 7F <sub>H</sub> | 2.75 ms                  | 176 ms                                 |  |  |  |  |  |  |  |
| 00 <sub>H</sub> | 5.46 ms                  | 350 ms                                 |  |  |  |  |  |  |  |



The following formulas calculate the final baud rate without and with the fractional divider respectively:

baud rate = 
$$\frac{f_{PCLK}}{16 \times 2^{BRPRE} \times (BR_VALUE + 1)}$$
 where  $2^{BRPRE} \times (BR_VALUE + 1) > 1$ 

(3.4)

baud rate = 
$$\frac{f_{PCLK}}{16 \times 2^{BRPRE} \times (BR_VALUE + 1)} \times \frac{STEP}{256}$$

(3.5)

The maximum baud rate that can be generated is limited to  $f_{\rm PCLK}/32$ . Hence, for a module clock of 24 MHz, the maximum achievable baud rate is 0.75 MBaud.

Standard LIN protocol can support a maximum baud rate of 20 kHz, the baud rate accuracy is not critical and the fractional divider can be disabled. Only the prescaler is used for auto baud rate calculation. For LIN fast mode, which supports the baud rate of 20 kHz to 57.6 kHz, the higher baud rates require the use of the fractional divider for greater accuracy.

**Table 31** lists the various commonly used baud rates with their corresponding parameter settings and deviation errors. The fractional divider is disabled and a module clock of 24 MHz is used.

| Baud rate  | Prescaling Factor<br>(2BRPRE) | Reload Value<br>(BR_VALUE + 1) | Deviation Error |  |  |  |  |  |
|------------|-------------------------------|--------------------------------|-----------------|--|--|--|--|--|
| 19.2 kBaud | 1 (BRPRE=000 <sub>B</sub> )   | 78 (4E <sub>H</sub> )          | 0.17 %          |  |  |  |  |  |
| 9600 Baud  | 1 (BRPRE=000 <sub>B</sub> )   | 156 (9C <sub>H</sub> )         | 0.17 %          |  |  |  |  |  |
| 4800 Baud  | 2 (BRPRE=001 <sub>B</sub> )   | 156 (9C <sub>H</sub> )         | 0.17 %          |  |  |  |  |  |
| 2400 Baud  | 4 (BRPRE=010 <sub>B</sub> )   | 156 (9C <sub>H</sub> )         | 0.17 %          |  |  |  |  |  |

 Table 31
 Typical Baud rates for UART with Fractional Divider disabled

The fractional divider allows baud rates of higher accuracy (lower deviation error) to be generated. **Table 32** lists the resulting deviation errors from generating a baud rate of 57.6 kHz, using different module clock frequencies. The fractional divider is enabled (fractional divider mode) and the corresponding parameter settings are shown.



| Table 32 Deviation Error for GART with Fractional Divider enabled |                               |                                |                        |                    |  |  |  |
|-------------------------------------------------------------------|-------------------------------|--------------------------------|------------------------|--------------------|--|--|--|
| f <sub>pclk</sub>                                                 | Prescaling Factor<br>(2BRPRE) | Reload Value<br>(BR_VALUE + 1) | STEP                   | Deviation<br>Error |  |  |  |
| 24 MHz                                                            | 1                             | 6 (6 <sub>H</sub> )            | 59 (3B <sub>H</sub> )  | +0.03 %            |  |  |  |
| 12 MHz                                                            | 1                             | 3 (3 <sub>H</sub> )            | 59 (3B <sub>H</sub> )  | +0.03 %            |  |  |  |
| 8 MHz                                                             | 1                             | 2 (2 <sub>H</sub> )            | 59 (3B <sub>H</sub> )  | +0.03 %            |  |  |  |
| 6 MHz                                                             | 1                             | 6 (6 <sub>H</sub> )            | 236 (EC <sub>H</sub> ) | +0.03 %            |  |  |  |

#### Table 32Deviation Error for UART with Fractional Divider enabled

#### 3.13.2 Baud Rate Generation using Timer 1

In UART modes 1 and 3 of UART module, Timer 1 can be used for generating the variable baud rates. In theory, this timer could be used in any of its modes. But in practice, it should be set into auto-reload mode (Timer 1 mode 2), with its high byte set to the appropriate value for the required baud rate. The baud rate is determined by the Timer 1 overflow rate and the value of SMOD as follows:

Mode 1, 3 baud rate= 
$$\frac{2^{\text{SMOD}} \times f_{\text{PCLK}}}{32 \times 2 \times (256 - \text{TH1})}$$

(3.6)

## 3.14 Normal Divider Mode (8-bit Auto-reload Timer)

Setting bit FDM in register FDCON to 1 configures the fractional divider to normal divider mode, while at the same time disables baud rate generation (see **Figure 26**). Once the fractional divider is enabled (FDEN = 1), it functions as an 8-bit auto-reload timer (with no relation to baud rate generation) and counts up from the reload value with each input clock pulse. Bit field RESULT in register FDRES represents the timer value, while bit field STEP in register FDSTEP defines the reload value. At each timer overflow, an overflow flag (FDCON.NDOV) will be set and an interrupt request generated. This gives an output clock  $f_{MOD}$  that is 1/n of the input clock  $f_{DIV}$ , where n is defined by 256 - STEP. The output frequency in normal divider mode is derived as follows:

$$f_{MOD} = f_{DIV} \times \frac{1}{256 - STEP}$$

(3.7)



# 3.17 Timer 0 and Timer 1

Timer 0 and Timer 1 can function as both timers or counters. When functioning as a timer, Timer 0 and Timer 1 are incremented every machine cycle, i.e. every 2 input clocks (or 2 PCLKs). When functioning as a counter, Timer 0 and Timer 1 are incremented in response to a 1-to-0 transition (falling edge) at their respective external input pins, T0 or T1.

Timer 0 and 1 are fully compatible and can be configured in four different operating modes for use in a variety of applications, see **Table 33**. In modes 0, 1 and 2, the two timers operate independently, but in mode 3, their functions are specialized.

| Mode | Operation                                                                                                                                                                  |
|------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 0    | <b>13-bit timer</b><br>The timer is essentially an 8-bit counter with a divide-by-32 prescaler.<br>This mode is included solely for compatibility with Intel 8048 devices. |
| 1    | <b>16-bit timer</b><br>The timer registers, TLx and THx, are concatenated to form a 16-bit counter.                                                                        |
| 2    | <b>8-bit timer with auto-reload</b><br>The timer register TLx is reloaded with a user-defined 8-bit value in THx upon overflow.                                            |
| 3    | Timer 0 operates as two 8-bit timersThe timer registers, TL0 and TH0, operate as two separate 8-bit counters.Timer 1 is halted and retains its count even if enabled.      |

#### Table 33Timer 0 and Timer 1 Modes



# 3.19 Timer 2 Capture/Compare Unit

The T2CCU (Timer 2 Capture/Compare Unit) consists of the standard Timer 2 unit and a Capture/compare unit (CCU). The Capture/Compare Timer (CCT) is part of the CCU. Control is available in the T2CCU to select individually for each of its 16-bit capture/compare channel, either the Timer 2 or the Capture/Compare Timer (CCT) as the time base. Both timers have a resolution of 16 bits.The clock frequency of T2CCU,  $f_{T2CCU}$ , could be set at PCLK frequency or 2 times the PCLK frequency.

The T2CCU can be used for various digital signal generation and event capturing like pulse generation, pulse width modulation, pulse width measuring etc. Target applications include various automotive control as well as industrial (frequency generation, digital-to-analog conversion, process control etc.).

#### T2CCU Features

- Option to select individually for each channel, either Timer 2 or Capture/Compare Timer as time base
- Extremely flexible Capture/Compare Timer count rate by cascading with Timer 2
- Capture/Compare Timer may be 'reset' immediately by triggering overflow event
- 16-bit resolution
- Six compare channels in total
- Four capture channels multiplexed with the compare channels, in total
- · Shadow register for each compare register
  - Transfer via software control or on timer overflow.
- Compare Mode 0: Compare output signal changes from the inactive level to active level on compare match. Returns to inactive level on timer overflow.
  - Active level can be defined by register bit for channel groups A and B.
  - Support of 0% to 100% duty cycle in compare mode 0.
- Compare Mode 1: Full control of the software on the compare output signal level, for the next compare match.
- Concurrent Compare Mode with channel 0
- Capture Mode 0: Capture on any external event (rising/falling/both edge) at the 4 pins T2CC0 to T2CC3.
- Capture Mode 1: Capture upon writing to the low byte of the corresponding channel capture register.
- Capture mode 0 or 1 can be established independently on the 4 capture channels.



#### **Electrical Parameters**

# 4.3 AC Parameters

The electrical characteristics of the AC Parameters are detailed in this section.

# 4.3.1 Testing Waveforms

The testing waveforms for rise/fall time, output delay and output high impedance are shown in **Figure 36**, **Figure 37** and **Figure 38**.



Figure 36 Rise/Fall Time Parameters



Figure 37 Testing Waveform, Output Delay



Figure 38 Testing Waveform, Output High Impedance



#### **Electrical Parameters**

# 4.3.5 External Data Memory Characteristics

Table 50 shows the timing of the external data memory read cycle.

| Table 50 | External Data | <b>Memory Read</b> | Timing <sup>1)</sup> (Operatir | ng Conditions apply) |
|----------|---------------|--------------------|--------------------------------|----------------------|
|----------|---------------|--------------------|--------------------------------|----------------------|

| Parameter                | Symbol            | Limit '                           | Values                          | Unit | Test       |
|--------------------------|-------------------|-----------------------------------|---------------------------------|------|------------|
|                          |                   | Min.                              | Max.                            |      | Conditions |
| RD pulse width           | $t_1$ CC          | 2* <i>f</i> <sub>CCLK</sub> - 17  | -                               | ns   | 2)         |
| Address valid to RD      | t <sub>2</sub> CC | <i>f</i> <sub>сськ</sub> - 12     | -                               | ns   | 2)         |
| RD to valid data in      | t <sub>3</sub> SR | -                                 | 1.5* $f_{\rm CCLK}$ - 27        | ns   | 2)         |
| Address to valid data in | t <sub>4</sub> SR | -                                 | 3* <i>f</i> <sub>CCLK</sub> - 7 | ns   | 2)         |
| Data hold after RD       | $t_5$ SR          | 0.5* <i>f</i> <sub>CCLK</sub> -17 | -                               | ns   | 2)         |

1) External Bus Interface is not available in XC874.

2) Not all parameters are 100% tested, but are verified by design/characterization and test correlation.



Figure 41

External Data Memory Read Cycle



#### **Electrical Parameters**

# 4.3.7 JTAG Timing

 Table 53 provides the characteristics of the JTAG timing in the XC87x.

#### Table 53TCK Clock Timing (Operating Conditions apply; CL = 50 pF)

| Parameter           | Symbol                |    | Limits |     | Unit | Test Conditions |  |
|---------------------|-----------------------|----|--------|-----|------|-----------------|--|
|                     |                       |    | min    | max |      |                 |  |
| TCK clock period    | t <sub>TCK</sub>      | SR | 50     | -   | ns   | 1)              |  |
| TCK high time       | <i>t</i> <sub>1</sub> | SR | 20     | -   | ns   | 1)              |  |
| TCK low time        | <i>t</i> <sub>2</sub> | SR | 20     | -   | ns   | 1)              |  |
| TCK clock rise time | <i>t</i> <sub>3</sub> | SR | -      | 4   | ns   | 1)              |  |
| TCK clock fall time | <i>t</i> <sub>4</sub> | SR | -      | 4   | ns   | 1)              |  |

1) Not all parameters are 100% tested, but are verified by design/characterization and test correlation.



Figure 44 TCK Clock Timing

#### Table 54JTAG Timing (Operating Conditions apply; CL = 50 pF)

| Parameter                 |                       | nbol | Limits |     | Unit | Test Conditions           |  |
|---------------------------|-----------------------|------|--------|-----|------|---------------------------|--|
|                           |                       |      | min    | max |      |                           |  |
| TMS setup to TCK          | t <sub>1</sub>        | SR   | 8      | -   | ns   | 1)                        |  |
| TMS hold to TCK           | <i>t</i> <sub>2</sub> | SR   | 0      | -   | ns   | 1)                        |  |
| TDI setup to TCK<br>∡     | <i>t</i> <sub>1</sub> | SR   | 8      | -   | ns   | 1)                        |  |
| TDI hold to TCK<br>∡      | <i>t</i> <sub>2</sub> | SR   | 4      | -   | ns   | 1)                        |  |
| TDO valid output from TCK | $t_3$                 | CC   | -      | 24  | ns   | 5V Device <sup>1)</sup>   |  |
|                           |                       |      | -      | 31  | ns   | 3.3V Device <sup>1)</sup> |  |