



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Discontinued at Digi-Key
Core Processor	XC800
Core Size	8-Bit
Speed	27MHz
Connectivity	CANbus, SPI, SSI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	40
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	3.25K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	PG-LQFP-64-4
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/saf-xc878cm-16ffi-5v-aa

Table of Contents**Table of Contents**

1	Summary of Features	1
2	General Device Information	6
2.1	Block Diagram	6
2.2	Logic Symbol	7
2.3	Pin Configuration	8
2.4	Pin Definitions and Functions	10
3	Functional Description	21
3.1	Processor Architecture	21
3.2	Memory Organization	22
3.2.1	Memory Protection Strategy	24
3.2.1.1	Flash Memory Protection	24
3.2.2	Special Function Register	26
3.2.2.1	Address Extension by Mapping	26
3.2.2.2	Address Extension by Paging	28
3.2.3	Bit Protection Scheme	32
3.2.3.1	Password Register	33
3.2.4	XC87x Register Overview	34
3.2.4.1	CPU Registers	34
3.2.4.2	MDU Registers	35
3.2.4.3	CORDIC Registers	36
3.2.4.4	System Control Registers	37
3.2.4.5	WDT Registers	40
3.2.4.6	Port Registers	40
3.2.4.7	ADC Registers	43
3.2.4.8	Timer 2 Compare/Capture Unit Registers	47
3.2.4.9	Timer 21 Registers	49
3.2.4.10	CCU6 Registers	50
3.2.4.11	UART1 Registers	54
3.2.4.12	SSC Registers	54
3.2.4.13	MultiCAN Registers	55
3.2.4.14	OCDS Registers	55
3.2.4.15	Flash Registers	57
3.3	Flash Memory	58
3.3.1	Flash Bank Pagination	60
3.4	Interrupt System	61
3.4.1	Interrupt Source	61
3.4.2	Interrupt Source and Vector	67
3.4.3	Interrupt Priority	69
3.5	Parallel Ports	70
3.6	Power Supply System with Embedded Voltage Regulator	72

Table of Contents

3.7	Reset Control	73
3.7.1	Module Reset Behavior	73
3.7.2	Booting Scheme	74
3.8	Clock Generation Unit	75
3.8.1	Recommended External Oscillator Circuits	77
3.8.2	Clock Management	79
3.9	Power Saving Modes	82
3.10	Watchdog Timer	83
3.11	Multiplication/Division Unit	86
3.12	CORDIC Coprocessor	87
3.13	UART and UART1	88
3.13.1	Baud-Rate Generator	88
3.13.2	Baud Rate Generation using Timer 1	91
3.14	Normal Divider Mode (8-bit Auto-reload Timer)	91
3.15	LIN Protocol	92
3.15.1	LIN Header Transmission	92
3.16	High-Speed Synchronous Serial Interface	94
3.17	Timer 0 and Timer 1	96
3.18	Timer 2 and Timer 21	97
3.19	Timer 2 Capture/Compare Unit	98
3.20	Capture/Compare Unit 6	99
3.21	Controller Area Network (MultiCAN)	101
3.22	Analog-to-Digital Converter	103
3.22.1	ADC Clocking Scheme	103
3.22.2	ADC Conversion Sequence	104
3.23	On-Chip Debug Support	106
3.23.1	JTAG ID Register	107
3.24	Chip Identification Number	108
4	Electrical Parameters	108
4.1	General Parameters	108
4.1.1	Parameter Interpretation	108
4.1.2	Absolute Maximum Rating	109
4.1.3	Operating Conditions	110
4.2	DC Parameters	111
4.2.1	Input/Output Characteristics	111
4.2.2	Supply Threshold Characteristics	114
4.2.3	ADC Characteristics	115
4.2.3.1	ADC Conversion Timing	117
4.2.4	Power Supply Current	118
4.3	AC Parameters	122
4.3.1	Testing Waveforms	122
4.3.2	Output Rise/Fall Times	123

Summary of Features**Table 2 Device Profile (cont'd)**

Sales Type	Device Type	Program Memory (Kbytes)	Power Supply (V)	Temp-erature (°C)	Quality Profile
SAF-XC874CM-16FVA 5V	Flash	64	5.0	-40 to 85	Automotive
SAF-XC874CM-13FVA 5V	Flash	52	5.0	-40 to 85	Automotive
SAK-XC874LM-16FVA 5V	Flash	64	5.0	-40 to 125	Automotive
SAK-XC874CM-16FVA 5V	Flash	64	5.0	-40 to 125	Automotive
SAK-XC874-16FVA 5V	Flash	64	5.0	-40 to 125	Automotive
SAK-XC874LM-13FVA 5V	Flash	52	5.0	-40 to 125	Automotive
SAK-XC874CM-13FVA 5V	Flash	52	5.0	-40 to 125	Automotive
SAK-XC874-13FVA 5V	Flash	52	5.0	-40 to 125	Automotive

As this document refers to all the derivatives, some description may not apply to a specific product. For simplicity, all versions are referred to by the term XC87x throughout this document.

Ordering Information

The ordering code for Infineon Technologies microcontrollers provides an exact reference to the required product. This ordering code identifies:

- The derivative itself, i.e. its function set, the temperature range, and the supply voltage
- The package and the type of delivery

For the available ordering codes for the XC87x, please refer to your responsible sales representative or your local distributor.

General Device Information

2 General Device Information

Chapter 2 contains the block diagram, pin configurations, definitions and functions of the XC87x.

2.1 Block Diagram

The block diagram of the XC87x is shown in **Figure 2**.




Figure 2 **XC87x Block Diagram**

General Device Information

2.3 Pin Configuration

The pin configuration of the XC878, which is based on the PG-LQFP-64, is shown in [Figure 4](#), while that of the XC874, which is based on the PG-VQFN-48 package, is shown in [Figure 5](#).




Figure 4 XC878 Pin Configuration, PG-LQFP-64 Package (top view)

Functional Description

3.2.1 Memory Protection Strategy

The XC87x memory protection strategy includes:

- Basic protection: The user is able to block any external access via the boot option to any memory
- Read-out protection: The user is able to protect the contents in the Flash
- Flash program and erase protection

These protection strategies are enabled by programming a valid password (16-bit non-one value) via Bootstrap Loader (BSL) mode 6.

3.2.1.1 Flash Memory Protection

As long as a valid password is available, all external access to the device, including the Flash, will be blocked.

For additional security, the Flash hardware protection can be enabled to implement a second layer of read-out protection, as well as to enable program and erase protection.

Flash hardware protection is available only for Flash devices and comes in two modes:

- Mode 0: Only the P-Flash is protected; the D-Flash is unprotected
- Mode 1: Both the P-Flash and D-Flash are protected

The selection of each protection mode and the restrictions imposed are summarized in [Table 4](#).

Table 4 Flash Protection Modes

Flash Protection	Without hardware protection	With hardware protection	
Hardware Protection Mode	-	0	1
Activation	Program a valid password via BSL mode 6		
Selection	Bit 13 of password = 0	Bit 13 of password = 1 MSB of password = 0	Bit 13 of password = 1 MSB of password = 1
P-Flash contents can be read by	Read instructions in any program memory	Read instructions in the P-Flash	Read instructions in the P-Flash or D-Flash
External access to P-Flash	Not possible	Not possible	Not possible

Functional Description

Table 8 SCU Register Overview (cont'd)

Addr	Register Name	Bit	7	6	5	4	3	2	1	0					
BB _H	PASSWD Reset: 07 _H Password Register	Bit Field	PASS					PROT_ECT_S	MODE						
		Type	w				rh	rw							
BE _H	COCON Reset: 00 _H Clock Output Control Register	Bit Field	COUTS		TLEN	0	COREL								
		Type	rw		rw	r	rw								
E9 _H	MISC_CON Reset: 00 _H Miscellaneous Control Register	Bit Field	ADCE_TR0_MUX	ADCE_TR1_MUX	0					DFLAS_HEN					
		Type	rw	rw	r					rwh					
EA _H	PLL_CON1 Reset: 20 _H PLL Control Register 1	Bit Field	NDIV			PDIV									
		Type	rw			rw									
EB _H	CR_MISC Reset: 00 _H or 01 _H Reset Status Register	Bit Field	CCCF_G	MDUC_CFG	CCUC_CFG	T2CCF_G	0			HDRS_T					
		Type	rw	rw	rw	rw	r			rwh					

RMAP = 0, PAGE 3

B3 _H	XADDRH Reset: F0 _H On-chip XRAM Address Higher Order	Bit Field	ADDRH							
		Type	rw							
B4 _H	IRCON3 Reset: 00 _H Interrupt Request Register 3	Bit Field	0		CANS_RC5	CCU6_SR1	0		CANS_RC4	CCU6_SR0
		Type	r		rwh	rwh	r		rwh	rwh
B5 _H	IRCON4 Reset: 00 _H Interrupt Request Register 4	Bit Field	0		CANS_RC7	CCU6_SR3	0		CANS_RC6	CCU6_SR2
		Type	r		rwh	rwh	r		rwh	rwh
B6 _H	MODIEN Reset: 07 _H Peripheral Interrupt Enable Register	Bit Field	0			CM5E_N	CM4E_N	RIREN	TIREN	EIREN
		Type	r			rw	rw	rw	rw	rw
B7 _H	MODPISEL1 Reset: 00 _H Peripheral Input Select Register 1	Bit Field	EXINT6IS			UR1RIS		T21EX_IS	0	
		Type	rw			rw		rw	r	
BA _H	MODPISEL2 Reset: 00 _H Peripheral Input Select Register 2	Bit Field	0			T2EXI_S	T21IS	T2IS	T1IS	T0IS
		Type	r			rw	rw	rw	rw	rw
BB _H	PMCON2 Reset: 00 _H Power Mode Control Register 2	Bit Field	0					UART_1_DIS	T21_D_IS	
		Type	r					rw	rw	
BD _H	MODSUSP Reset: 01 _H Module Suspend Control Register	Bit Field	0		CCTS_USP	T21SU_SP	T2SUS_P	T13SU_SP	T12SU_SP	WDTS_USP
		Type	r		rw	rw	rw	rw	rw	rw
BE _H	MODPISEL3 Reset: 00 _H Peripheral Input Select Register 3	Bit Field	0			CIS		SIS		MIS
		Type	r			rw		rw		rw
EA _H	MODPISEL4 Reset: 00 _H Peripheral Input Select Register 4	Bit Field	0			EXINT5IS		EXINT4IS		EXINT3IS
		Type	r			rw		rw		rw

Functional Description

Table 10 Port Register Overview (cont'd)

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
B0H	P3_DATA Reset: 00H P3 Data Register	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
		Type	rwh							
B1H	P3_DIR Reset: 00H P3 Direction Register	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
		Type	rw							
C8H	P4_DATA Reset: 00H P4 Data Register	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
		Type	rwh							
C9H	P4_DIR Reset: 00H P4 Direction Register	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
		Type	rw							
RMAP = 0, PAGE 1										
80H	P0_PUDSEL Reset: FFH P0 Pull-Up/Pull-Down Select Register	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
		Type	rw							
86H	P0_PUDEN Reset: C4H P0 Pull-Up/Pull-Down Enable Register	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
		Type	rw							
90H	P1_PUDSEL Reset: FFH P1 Pull-Up/Pull-Down Select Register	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
		Type	rw							
91H	P1_PUDEN Reset: FFH P1 Pull-Up/Pull-Down Enable Register	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
		Type	rw							
92H	P5_PUDSEL Reset: FFH P5 Pull-Up/Pull-Down Select Register	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
		Type	rw							
93H	P5_PUDEN Reset: FFH P5 Pull-Up/Pull-Down Enable Register	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
		Type	rw							
B0H	P3_PUDSEL Reset: BFH P3 Pull-Up/Pull-Down Select Register	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
		Type	rw							
B1H	P3_PUDEN Reset: 40H P3 Pull-Up/Pull-Down Enable Register	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
		Type	rw							
C8H	P4_PUDSEL Reset: FFH P4 Pull-Up/Pull-Down Select Register	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
		Type	rw							
C9H	P4_PUDEN Reset: 04H P4 Pull-Up/Pull-Down Enable Register	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
		Type	rw							
RMAP = 0, PAGE 2										
80H	P0_ALTSEL0 Reset: 00H P0 Alternate Select 0 Register	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
		Type	rw							
86H	P0_ALTSEL1 Reset: 00H P0 Alternate Select 1 Register	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
		Type	rw							
90H	P1_ALTSEL0 Reset: 00H P1 Alternate Select 0 Register	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
		Type	rw							

Functional Description

Table 10 Port Register Overview (cont'd)

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
91H	P1_ALTSEL1 Reset: 00H P1 Alternate Select 1 Register	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
		Type	rw							
92H	P5_ALTSEL0 Reset: 00H P5 Alternate Select 0 Register	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
		Type	rw							
93H	P5_ALTSEL1 Reset: 00H P5 Alternate Select 1 Register	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
		Type	rw							
B0H	P3_ALTSEL0 Reset: 00H P3 Alternate Select 0 Register	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
		Type	rw							
B1H	P3_ALTSEL1 Reset: 00H P3 Alternate Select 1 Register	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
		Type	rw							
C8H	P4_ALTSEL0 Reset: 00H P4 Alternate Select 0 Register	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
		Type	rw							
C9H	P4_ALTSEL1 Reset: 00H P4 Alternate Select 1 Register	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
		Type	rw							
RMAP = 0, PAGE 3										
80H	P0_OD Reset: 00H P0 Open Drain Control Register	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
		Type	rw							
86H	P0_DS Reset: FFH P0 Drive Strength Control Register	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
		Type	rw							
90H	P1_OD Reset: 00H P1 Open Drain Control Register	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
		Type	rw							
91H	P1_DS Reset: FFH P1 Drive Strength Control Register	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
		Type	rw							
92H	P5_OD Reset: 00H P5 Open Drain Control Register	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
		Type	rw							
93H	P5_DS Reset: FFH P5 Drive Strength Control Register	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
		Type	rw							
B0H	P3_OD Reset: 00H P3 Open Drain Control Register	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
		Type	rw							
B1H	P3_DS Reset: FFH P3 Drive Strength Control Register	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
		Type	rw							
C8H	P4_OD Reset: 00H P4 Open Drain Control Register	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
		Type	rw							
C9H	P4_DS Reset: FFH P4 Drive Strength Control Register	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
		Type	rw							

Functional Description

Table 12 T2CCU Register Overview (cont'd)


Addr	Register Name	Bit	7	6	5	4	3	2	1	0		
C5H	T2CCU_CCTH Reset: 00H T2CCU Capture/Compare Timer Register High	Bit Field	CCT									
		Type	rwh									
C6H	T2CCU_CCTCON Reset: 00H T2CCU Capture/Compare Timer Control Register	Bit Field	CCTPRE			CCTO VF	CCTO VEN	TIMSY N	CCTS T			
		Type	rw			rwh	rw	rw	rw			
RMAP = 0, PAGE 2												
C0H	T2CCU_COHDWReset: 00H T2CCU Capture/compare Enable Register	Bit Field	ENSH DW	TXOV	COOU T5	COOU T4	COOU T3	COOU T2	COOU T1	COOU T0		
		Type	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh		
C1H	T2CCU_CC0L Reset: 00H T2CCU Capture/Compare Register 0 Low	Bit Field	CCVALL									
		Type	rwh									
C2H	T2CCU_CC0H Reset: 00H T2CCU Capture/compare Register 0 High	Bit Field	CCVALH									
		Type	rwh									
C3H	T2CCU_CC1L Reset: 00H T2CCU Capture/compare Register 1 Low	Bit Field	CCVALL									
		Type	rwh									
C4H	T2CCU_CC1H Reset: 00H T2CCU Capture/compare Register 1 High	Bit Field	CCVALH									
		Type	rwh									
C5H	T2CCU_CC2L Reset: 00H T2CCU Capture/compare Register 2 Low	Bit Field	CCVALL									
		Type	rwh									
C6H	T2CCU_CC2H Reset: 00H T2CCU Capture/compare Register 2 High	Bit Field	CCVALH									
		Type	rwh									
RMAP = 0, PAGE 3												
C0H	T2CCU_COCON Reset: 00H T2CCU Compare Control Register	Bit Field	CCM5	CCM4	CM5F	CM4F	POLB	POLA	COMOD			
		Type	rw	rw	rwh	rwh	rw	rw	rw			
C1H	T2CCU_CC3L Reset: 00H T2CCU Capture/compare Register 3 Low	Bit Field	CCVALL									
		Type	rwh									
C2H	T2CCU_CC3H Reset: 00H T2CCU Capture/compare Register 3 High	Bit Field	CCVALH									
		Type	rwh									
C3H	T2CCU_CC4L Reset: 00H T2CCU Capture/compare Register 4 Low	Bit Field	CCVALL									
		Type	rwh									
C4H	T2CCU_CC4H Reset: 00H T2CCU Capture/compare Register 4 High	Bit Field	CCVALH									
		Type	rwh									
C5H	T2CCU_CC5L Reset: 00H T2CCU Capture/compare Register 5 Low	Bit Field	CCVALL									
		Type	rwh									
C6H	T2CCU_CC5H Reset: 00H T2CCU Capture/compare Register 5 High	Bit Field	CCVALH									
		Type	rwh									

Functional Description


Table 18 OCDS Register Overview

Addr	Register Name	Bit	7	6	5	4	3	2	1	0				
RMAP = 1														
E9H	MMCR2 Reset: 8UH Monitor Mode Control 2 Register	Bit Field	STMO DE	EXBC	DSUS P	MBCO N	ALTDI	MMEP	MMODE	JENA				
		Type	rw	rw	rw	rwh	rw	rwh	rh	rh				
EAH	MEXTCR Reset: 0UH Memory Extension Control Register	Bit Field	0				BANKBPX							
		Type	r				rw							
EBH	MMWR1 Reset: 00H Monitor Work Register 1	Bit Field	MMWR1											
		Type	rw											
ECH	MMWR2 Reset: 00H Monitor Work Register 2	Bit Field	MMWR2											
		Type	rw											
F1H	MMCR Reset: 00H Monitor Mode Control Register	Bit Field	MEXIT _P	MEXIT	0	MSTE P	MRAM S_P	MRAM S	TRF	RRF				
		Type	w	rwh	r	rw	w	rwh	rh	rh				
F2H	MMSR Reset: 00H Monitor Mode Status Register	Bit Field	MBCA M	MBCIN	EXBF	SWBF	HWB3 F	HWB2 F	HWB1 F	HWB0 F				
		Type	rw	rwh	rwh	rwh	rwh	rwh	rwh	rwh				
F3H	MMBPCR Reset: 00H Breakpoints Control Register	Bit Field	SWBC	HWB3C			HWB2C		HWB1 C	HWB0C				
		Type	rw	rw			rw		rw	rw				
F4H	MMICR Reset: 00H Monitor Mode Interrupt Control Register	Bit Field	DVEC T	DRET R	COMR ST	MSTS EL	MMUI E_P	MMUI E	RRIE _P	RRIE				
		Type	rwh	rwh	rwh	rh	w	rw	w	rw				
F5H	MMDR Reset: 00H Monitor Mode Data Transfer Register Receive	Bit Field	MMRR											
		Type	rh											
F6H	HWBPSR Reset: 00H Hardware Breakpoints Select Register	Bit Field	0			BPSEL _P	BPSEL							
		Type	r			w	rw							
F7H	HWBPDR Reset: 00H Hardware Breakpoints Data Register	Bit Field	HWBPxx											
		Type	rw											

Functional Description


Figure 13 Interrupt Request Sources (Part 1)

Functional Description


Figure 17 Interrupt Request Sources (Part 5)

Functional Description

For power saving purposes, the clocks may be disabled or slowed down according to **Table 27**.

Table 27 System frequency ($f_{sys} = 144$ MHz)

Power Saving Mode	Action
Idle	Clock to the CPU is disabled.
Slow-down	Clocks to the CPU and all the peripherals are divided by a common programmable factor defined by bit field CMCON.CLKREL.
Power-down ¹⁾	Oscillator and PLL are switched off.

1) SAK product variant does not support power-down mode.

3.16 High-Speed Synchronous Serial Interface

The High-Speed Synchronous Serial Interface (SSC) supports full-duplex and half-duplex synchronous communication. The serial clock signal can be generated by the SSC internally (master mode), using its own 16-bit baud-rate generator, or can be received from an external master (slave mode). Data width, shift direction, clock polarity and phase are programmable. This allows communication with SPI-compatible devices or devices using other synchronous serial interfaces.


Features

- Master and slave mode operation
 - Full-duplex or half-duplex operation
- Transmit and receive buffered
- Flexible data format
 - Programmable number of data bits: 2 to 8 bits
 - Programmable shift direction: LSB or MSB shift first
 - Programmable clock polarity: idle low or high state for the shift clock
 - Programmable clock/data phase: data shift with leading or trailing edge of the shift clock
- Variable baud rate
- Compatible with Serial Peripheral Interface (SPI)
- Interrupt generation
 - On a transmitter empty condition
 - On a receiver full condition
 - On an error condition (receive, phase, baud rate, transmit error)

Data is transmitted or received on lines TXD and RXD, which are normally connected to the pins MTSR (Master Transmit/Slave Receive) and MRST (Master Receive/Slave Transmit). The clock signal is output via line MS_CLK (Master Serial Shift Clock) or input via line SS_CLK (Slave Serial Shift Clock). Both lines are normally connected to the pin SCLK. Transmission and reception of data are double-buffered.

Figure 28 shows the block diagram of the SSC.

Functional Description


Figure 28 SSC Block Diagram

3.19 Timer 2 Capture/Compare Unit

The T2CCU (Timer 2 Capture/Compare Unit) consists of the standard Timer 2 unit and a Capture/compare unit (CCU). The Capture/Compare Timer (CCT) is part of the CCU. Control is available in the T2CCU to select individually for each of its 16-bit capture/compare channel, either the Timer 2 or the Capture/Compare Timer (CCT) as the time base. Both timers have a resolution of 16 bits. The clock frequency of T2CCU, f_{T2CCU} , could be set at PCLK frequency or 2 times the PCLK frequency.

The T2CCU can be used for various digital signal generation and event capturing like pulse generation, pulse width modulation, pulse width measuring etc. Target applications include various automotive control as well as industrial (frequency generation, digital-to-analog conversion, process control etc.).

T2CCU Features

- Option to select individually for each channel, either Timer 2 or Capture/Compare Timer as time base
- Extremely flexible Capture/Compare Timer count rate by cascading with Timer 2
- Capture/Compare Timer may be ‘reset’ immediately by triggering overflow event
- 16-bit resolution
- Six compare channels in total
- Four capture channels multiplexed with the compare channels, in total
- Shadow register for each compare register
 - Transfer via software control or on timer overflow.
- Compare Mode 0: Compare output signal changes from the inactive level to active level on compare match. Returns to inactive level on timer overflow.
 - Active level can be defined by register bit for channel groups A and B.
 - Support of 0% to 100% duty cycle in compare mode 0.
- Compare Mode 1: Full control of the software on the compare output signal level, for the next compare match.
- Concurrent Compare Mode with channel 0
- Capture Mode 0: Capture on any external event (rising/falling/both edge) at the 4 pins T2CC0 to T2CC3.
- Capture Mode 1: Capture upon writing to the low byte of the corresponding channel capture register.
- Capture mode 0 or 1 can be established independently on the 4 capture channels.

3.22 Analog-to-Digital Converter

The XC87x includes a high-performance 10-bit Analog-to-Digital Converter (ADC) with eight multiplexed analog input channels. The ADC uses a successive approximation technique to convert the analog voltage levels from up to eight different sources. The analog input channels of the ADC are available at AN0 - AN7.

Features

- Successive approximation
- 8-bit or 10-bit resolution
- Eight analog channels
- Four independent result registers
- Result data protection for slow CPU access (wait-for-read mode)
- Single conversion mode
- Autoscan functionality
- Limit checking for conversion results
- Data reduction filter (accumulation of up to 2 conversion results)
- Two independent conversion request sources with programmable priority
- Selectable conversion request trigger
- Flexible interrupt generation with configurable service nodes
- Programmable sample time
- Programmable clock divider
- Cancel/restart feature for running conversions
- Integrated sample and hold circuitry
- Compensation of offset errors
- Low power modes

3.22.1 ADC Clocking Scheme

A common module clock f_{ADC} generates the various clock signals used by the analog and digital parts of the ADC module:

- f_{ADCA} is input clock for the analog part.
- f_{ADCI} is internal clock for the analog part (defines the time base for conversion length and the sample time). This clock is generated internally in the analog part, based on the input clock f_{ADCA} to generate a correct duty cycle for the analog components.
- f_{ADCD} is input clock for the digital part.

Figure 31 shows the clocking scheme of the ADC module. The prescaler ratio is selected by bit field CTC in register GLOBCTR. A prescaling ratio of 32 can be selected when the maximum performance of the ADC is not required.

Electrical Parameters

4.1.2 Absolute Maximum Rating

Maximum ratings are the extreme limits to which the XC87x can be subjected to without permanent damage.

Table 38 Absolute Maximum Rating Parameters

Parameter	Symbol	Limit Values		Unit	Notes
		min.	max.		
Ambient temperature	T_A	-40	125	°C	under bias
Storage temperature	T_{ST}	-65	150	°C	
Junction temperature	T_J	-40	140	°C	under bias
Voltage on power supply pin with respect to V_{SS}	V_{DDP}	-0.5	6	V	
Voltage on any pin with respect to V_{SS}	V_{IN}	-0.5	$V_{DDP} + 0.5$ or max. 6	V	Whatever is lower
Input current on any pin during overload condition	I_{IN}	-10	10	mA	
Absolute sum of all input currents during overload condition	$\Sigma I_{IN} $	—	50	mA	


Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. During absolute maximum rating overload conditions ($V_{IN} > V_{DDP}$ or $V_{IN} < V_{SS}$) the voltage on V_{DDP} pin with respect to ground (V_{SS}) must not exceed the values defined by the absolute maximum ratings.

Electrical Parameters

Table 54 JTAG Timing (Operating Conditions apply; CL = 50 pF) (cont'd)

Parameter	Symbol	Limits		Unit	Test Conditions
		min	max		
TDO high impedance to valid output from TCK	t_4 CC	-	18	ns	5V Device ¹⁾
		-	21	ns	3.3V Device ¹⁾
TDO valid output to high impedance from TCK	t_5 CC	-	21	ns	5V Device ¹⁾
		-	20	ns	3.3V Device ¹⁾

1) Not all parameters are 100% tested, but are verified by design/characterization and test correlation.


Figure 45 JTAG Timing