



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Discontinued at Digi-Key
Core Processor	XC800
Core Size	8-Bit
Speed	27MHz
Connectivity	SPI, SSI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	40
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	3.25K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	PG-LQFP-64-4
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/saf-xc878m-16ffi-3v3-aa

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



8-Bit

XC87xCLM

8-Bit Single-Chip Microcontroller

Data Sheet V1.5 2011-03

Microcontrollers



		Table of Contents
3.7	Reset Control	73
3.7.1	Module Reset Behavior	73
3.7.2	Booting Scheme	
3.8	Clock Generation Unit	75
3.8.1	Recommended External Oscillator Circuits	
3.8.2	Clock Management	79
3.9	Power Saving Modes	
3.10	Watchdog Timer	83
3.11	Multiplication/Division Unit	
3.12	CORDIC Coprocessor	87
3.13	UART and UART1	
3.13.1	Baud-Rate Generator	
3.13.2	Baud Rate Generation using Timer 1	91
3.14	Normal Divider Mode (8-bit Auto-reload Timer)	
3.15	LIN Protocol	
3.15.1	LIN Header Transmission	92
3.16	High-Speed Synchronous Serial Interface	94
3.17	Timer 0 and Timer 1	96
3.18	Timer 2 and Timer 21	97
3.19	Timer 2 Capture/Compare Unit	98
3.20	Capture/Compare Unit 6	
3.21	Controller Area Network (MultiCAN)	10 1
3.22	Analog-to-Digital Converter	103
3.22.1	ADC Clocking Scheme	103
3.22.2	ADC Conversion Sequence	104
3.23	On-Chip Debug Support	106
3.23.1	JTAG ID Register	107
3.24	Chip Identification Number	108
4	Electrical Parameters	108
4.1	General Parameters	108
4.1.1	Parameter Interpretation	108
4.1.2	Absolute Maximum Rating	109
4.1.3	Operating Conditions	
4.2	DC Parameters	
4.2.1	Input/Output Characteristics	
4.2.2	Supply Threshold Characteristics	
4.2.3	ADC Characteristics	
4.2.3.1	ADC Conversion Timing	
4.2.4	Power Supply Current	
4.3	AC Parameters	
4.3.1	Testing Waveforms	
4.3.2	Output Rise/Fall Times	123



Summary of Features

XC87x Variant Devices

The XC87x product family features devices with different configurations, program memory sizes, package options, power supply voltage, temperature and quality profiles (Automotive or Industrial), to offer cost-effective solutions for different application requirements.

The list of XC87x device configurations are summarized in **Table 1**. 2 types of packages are available :

- PG-LQFP-64, which is denoted by XC878 and;
- PG-VQFN-48, which is denoted by XC874

Table 1 Device Configuration

Device Name	CAN Module	LIN BSL Support	MDU Module
XC87x	No	No	No
XC87xM	No	No	Yes
XC87xCM	Yes	No	Yes
XC87xLM	No	Yes	Yes
XC87xCLM	Yes	Yes	Yes

From these 5 different combinations of configuration, each are further made available in many sales types, which are grouped according to device type, program memory sizes, power supply voltage, temperature and quality profiles (Automotive or Industrial), as shown in **Table 2**.

Table 2 Device Profile

Sales Type	Device Type	Program Memory (Kbytes)	Power Supply (V)	Temp- erature (°C)	Quality Profile
SAF-XC878-13FFI 5V	Flash	52	5.0	-40 to 85	Industrial
SAF-XC878M-13FFI 5V	Flash	52	5.0	-40 to 85	Industrial
SAF-XC878CM-13FFI 5V	Flash	52	5.0	-40 to 85	Industrial
SAF-XC878-16FFI 5V	Flash	64	5.0	-40 to 85	Industrial
SAF-XC878M-16FFI 5V	Flash	64	5.0	-40 to 85	Industrial
SAF-XC878CM-16FFI 5V	Flash	64	5.0	-40 to 85	Industrial
SAF-XC878-13FFI 3V3	Flash	52	3.3	-40 to 85	Industrial
SAF-XC878M-13FFI 3V3	Flash	52	3.3	-40 to 85	Industrial



General Device Information

 Table 3
 Pin Definitions and Functions (cont'd)

Symbol	Pin Number (LQFP-64 / VQFN-48)	Туре	Reset State	Function	
P0.3	63/1		Hi-Z	SCK_1 COUT63_1 RXDO1_0	SSC Clock Input/Output Output of Capture/Compare channel 3 UART1 Transmit Data Output
				A17	Address Line 17 Output
P0.4	64/2		Hi-Z	MTSR_1	SSC Master Transmit Output/ Slave Receive Input
				CC62_1	Input/Output of Capture/Compare channel 2
				TXD1_0	UART1 Transmit Data Output/Clock Output
				A18	Address Line 18 Output
P0.5	1/3		Hi-Z	MRST_1	SSC Master Receive Input/Slave Transmit Output
				EXINT0_0	External Interrupt Input 0
				T2EX1_1	Timer 21 External Trigger Input
				RXD1_0 COUT62 1	UART1 Receive Data Input Output of Capture/Compare
				000102_1	channel 2
				A19	Address Line 19 Output
P0.6	2/4		PU	T2CC4_1 WR	Compare Output Channel 4 External Data Write Control Output
P0.7	62/48		PU	CLKOUT_1 T2CC5_1 RD	<u> </u>



General Device Information

 Table 3
 Pin Definitions and Functions (cont'd)

Symbol	Pin Number (LQFP-64 / VQFN-48)	Туре	Reset State	et Function e					
P5		I/O		Port 5 Port 5 is an 8-bit bidirectional general purpose I/O port. It can be used as alternate functions for UART, UART1, T2CCU, JTAG and External Interface.					
P5.0	8/-		PU	EXINT1_1 A0	External Interrupt Input 1 Address Line 0 Output				
P5.1	9/-		PU	EXINT2_1 A1	External Interrupt Input 2 Address Line 1 Output				
P5.2	12/-		PU	RXD_2 T2CC2_2/ EXINT5_3 A2	UART Receive Data Input External Interrupt Input 5/T2CCU Capture/Compare Channel 2 Address Line 2 Output				
P5.3	13/-		PU	CCPOS0_0 EXINT1_0 T12HR_2 CC61_3 TXD_2 T2CC5_2 A3	CCU6 Hall Input 0 External Interrupt Input 1 CCU6 Timer 12 Hardware Run Input Input of Capture/Compare channel 1 UART Transmit Data Output/Clock Output Compare Output Channel 5 Address Line 3 Output				
P5.4	14/-		PU	CCPOS1_0 EXINT2_0 T13HR_2 CC62_3 RXDO_2 T2CC4_2 A4	CCU6 Hall Input 1 External Interrupt Input 2 CCU6 Timer 13 Hardware Run Input Input of Capture/Compare channel 2 UART Transmit Data Output Compare Output Channel 4 Address Line 4 Output				






Figure 10 Address Extension by Paging

In order to access a register located in a page different from the actual one, the current page must be exited. This is done by reprogramming the bit field PAGE in the page register. Only then can the desired access be performed.

If an interrupt routine is initiated between the page register access and the module register access, and the interrupt needs to access a register located in another page, the current page setting can be saved, the new one programmed and the old page setting restored. This is possible with the storage fields STx (x = 0 - 3) for the save and restore action of the current page setting. By indicating which storage bit field should be used in parallel with the new page value, a single write operation can:

• Save the contents of PAGE in STx before overwriting with the new value (this is done in the beginning of the interrupt routine to save the current page setting and program the new page number); or



Table 6 MDU Register Overview (cont'd)

Addr	Register Name	Bit	7	6	5	4	3	2	1	0	
в1 _Н	MDUCON Reset: 00 _H MDU Control Register	Bit Field	ΙE	IR	RSEL	STAR T		OPC	ODE		
		Туре	rw	rw	rw	rwh	rw				
B2 _H	MD0 Reset: 00 _H	Bit Field				DA	TA				
	MDU Operand Register 0	Туре				r	W				
B2 _H	MR0 Reset: 00 _H	Bit Field				DA	TA				
	MDU Result Register 0	Туре	rh								
вз _Н	MD1 Reset: 00 _H	Bit Field	DATA								
	MDU Operand Register 1	Туре	rw								
вз _Н	MR1 Reset: 00 _H	Bit Field				DA	TA				
	MDU Result Register 1	Туре				r	h				
B4 _H	MD2 Reset: 00 _H	Bit Field	DATA DATA								
	MDU Operand Register 2	Туре	rw								
B4 _H	MR2 Reset: 00 _H	Bit Field	Field DATA								
	MDU Result Register 2	Туре				r	h				
в5 _Н	MD3 Reset: 00 _H	Bit Field	DATA								
	MDU Operand Register 3	Туре				r	W				
В5 _Н	MR3 Reset: 00 _H	Bit Field				DA	TA				
	MDU Result Register 3	Туре				r	h				
B6 _H	MD4 Reset: 00 _H	Bit Field				DA	TA				
	MDU Operand Register 4	Туре				r	W				
B6 _H	MR4 Reset: 00 _H	Bit Field				DA	TA				
	MDU Result Register 4	Туре	rh								
В7 _Н	MD5 Reset: 00 _H	Bit Field	ield DATA								
	MDU Operand Register 5	Туре	rw								
В7 _Н	MR5 Reset: 00 _H	Bit Field				DA	·ΤΑ				
	MDU Result Register 5	Туре				r	h				

3.2.4.3 CORDIC Registers

The CORDIC SFRs can be accessed in the mapped memory area (RMAP = 1).

Table 7 CORDIC Register Overview

Addr	Register Name	Bit	7	6	5	4	3	2	1	0			
RMAP =	1												
9A _H	CD_CORDXL Reset: 00H							DATAL					
	CORDIC X Data Low Byte	Туре				r	W						
9B _H	CD_CORDXH Reset: 00H	Bit Field	DATAH										
	CORDIC X Data High Byte	Туре			•	r	w						



3.2.4.7 ADC Registers

The ADC SFRs can be accessed in the standard memory area (RMAP = 0).

Table 11 ADC Register Overview

Addr	Register Name	Bit	7	6	5	4	3	2	1	0		
RMAP =	= 0	I	l	l	l		I			I		
D1 _H	ADC_PAGE Reset: 00H	Bit Field	C	P	ST	NR	0		PAGE			
	Page Register	Туре	١	V	w		r		rw			
RMAP =	= 0, PAGE 0	•					l					
CA _H	ADC_GLOBCTR Reset: 30H	Bit Field	ANON	DW	CTC)				
	Global Control Register	Туре	rw	rw	r	W			r			
СВН	ADC_GLOBSTR Reset: 00 _H Global Status Register	Bit Field	()		CHNR		0	SAMP LE	BUSY		
		Туре		ſ		rh		r	rh	rh		
cc _H	ADC_PRAR Reset: 00 _H Priority and Arbitration Register	Bit Field	ASEN 1	ASEN 0	0	ARBM	CSM1	PRIO1	CSM0	PRIO0		
		Туре	rw	rw	r	rw	rw	rw	rw	rw		
CDH	ADC_LCBR Reset: B7 _H	Bit Field		BOL	IND1			BOL	IND0			
	Limit Check Boundary Register	Туре		r	W			r	W			
CEH	ADC_INPCR0 Reset: 00H	Bit Field				S	ГС					
	Input Class 0 Register	Туре				r	W					
CF _H	ADC_ETRCR Reset: 00 _H External Trigger Control	Bit Field	SYNE N1	SYNE N0		ETRSEL1	RSEL1)		
	Register	Туре	rw	rw		rw			rw			
RMAP =	= 0, PAGE 1											
CA _H	ADC_CHCTR0 Reset: 00H	Bit Field	0	0 LCC		LCC		LCC		0	RESI	RSEL
	Channel Control Register 0	Туре	r		rw		r		rw			
СВН	ADC_CHCTR1 Reset: 00 _H	Bit Field	0		LCC			0	RESI	RSEL		
	Channel Control Register 1	Туре	r		rw			r	r	W		
сс _Н	ADC_CHCTR2 Reset: 00 _H Channel Control Register 2	Bit Field	0		LCC		(0	RESI	RSEL		
	Charmer Control Register 2	Туре	r		rw			r	r	W		
CDH	ADC_CHCTR3 Reset: 00 _H Channel Control Register 3	Bit Field	0		LCC			0	RESI	RSEL		
	Charmer Control Register 5	Туре	r		rw			r	r	W		
CEH	ADC_CHCTR4 Reset: 00 _H Channel Control Register 4	Bit Field	0		LCC		(0	RESI	RSEL		
	Charmer Control Register 4	Туре	r	r rw			r	r	W			
CF _H	ADC_CHCTR5 Reset: 00 _H Channel Control Register 5	Bit Field	0	LCC		(0	RESI	RSEL			
	_	Туре	r		rw			r		W		
D2 _H	ADC_CHCTR6 Reset: 00 _H Channel Control Register 6	Bit Field	0		LCC			0	RESI	RSEL		
	ŭ	Туре	r	r rw r		r	r	W				
D3 _H	ADC_CHCTR7 Reset: 00 _H Channel Control Register 7	Bit Field	0		LCC		LCC		LCC 0		RESRSEL	
	Chamici Control Negister /	Туре	r		rw			r	r	W		



3.2.4.10 CCU6 Registers

The CCU6 SFRs can be accessed in the standard memory area (RMAP = 0).

Table 14 CCU6 Register Overview

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
RMAP =	= 0	•		•						•
A3 _H	CCU6_PAGE Reset: 00H	Bit Field	С)P	ST	NR	0		PAGE	
	Page Register	Туре	١	N	١	V	r	rwh		
RMAP =	= 0, PAGE 0		•		•		•	•		
9A _H	CCU6_CC63SRL Reset: 00H	Bit Field				CC6	3SL			
	Capture/Compare Shadow Register for Channel CC63 Low	Туре				r	W			
9B _H	CCU6_CC63SRH Reset: 00H	Bit Field				CC6	3SH			
	Capture/Compare Shadow Register for Channel CC63 High	Туре				r	W			
9CH	CCU6_TCTR4L Reset: 00 _H Timer Control Register 4 Low	Bit Field	T12 STD	T12 STR	()	DT RES	T12 RES	T12R S	T12R R
		Туре	W	W	ı	r	W	W	W	W
9D _H	CCU6_TCTR4H Reset: 00 _H Timer Control Register 4 High	Bit Field	T13 STD	T13 STR		0		T13 RES	T13R S	T13R R
		Туре	W	W		r		W	W	W
9E _H	CCU6_MCMOUTSL Reset: 00 _H Multi-Channel Mode Output Shadow	Bit Field	STRM CM	0			MCI	MPS		
	Register Low	Туре	W	r			r	W		
9F _H	CCU6_MCMOUTSH Reset: 00 _H Multi-Channel Mode Output Shadow	Bit Field	STRH P	0	CURHS				EXPHS	
	Register High	Туре	W	r	rw		rw			
A4 _H	CCU6_ISRL Reset: 00 _H Capture/Compare Interrupt Status	Bit Field	RT12 PM	RT12 OM	RCC6 2F	RCC6 2R	RCC6 1F	RCC6 1R	RCC6 0F	RCC6 0R
	Reset Register Low	Туре	W	W	W	W	W	W	W	W
A5 _H	CCU6_ISRH Reset: 00 _H Capture/Compare Interrupt Status	Bit Field	RSTR	RIDLE	RWH E	RCHE	0	RTRP F	RT13 PM	RT13 CM
	Reset Register High	Туре	W	W	W	W	r	W	W	w
A6 _H	CCU6_CMPMODIFL Reset: 00 _H Compare State Modification Register	Bit Field	0	MCC6 3S		0		MCC6 2S	MCC6 1S	MCC6 0S
	Low	Туре	r	W		r		W	W	W
A7 _H	CCU6_CMPMODIFH Reset: 00 _H Compare State Modification Register	Bit Field	0	MCC6 3R	0		MCC6 2R	MCC6 1R	MCC6 0R	
	High	Туре	r	W		r		W	W	W
FA _H	CCU6_CC60SRL Reset: 00H	Bit Field				CC6	0SL			
	Capture/Compare Shadow Register for Channel CC60 Low	Туре				rv	vh			
FBH	CCU6_CC60SRH Reset: 00 _H	Bit Field				CC6	0SH			
	Capture/Compare Shadow Register for Channel CC60 High	Туре				rv	vh			



Table 14 CCU6 Register Overview (cont'd)

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
FD _H	CCU6_MODCTRH Reset: 00 _H Modulation Control Register High	Bit Field	ECT1 30	0			T13M	ODEN		
		Туре	rw	r			r	W		
FE _H	CCU6_TRPCTRL Reset: 00 _H Trap Control Register Low	Bit Field			0			TRPM 2	TRPM 1	TRPM 0
		Туре			r			rw	rw	rw
FF _H	CCU6_TRPCTRH Reset: 00 _H Trap Control Register High	Bit Field	TRPP EN	TRPE N13			TRI	PEN		
		Туре	rw	rw			r	W		
RMAP =	= 0, PAGE 3									
9A _H	CCU6_MCMOUTL Reset: 00H	Bit Field	0	R			MC	MP		
	Multi-Channel Mode Output Register Low	Туре	r	rh			r	h		
9B _H	CCU6_MCMOUTH Reset: 00H	Bit Field	()		CURH			EXPH	
	Multi-Channel Mode Output Register High	Туре	!	r		rh			rh	
9CH	CCU6_ISL Reset: 00 _H Capture/Compare Interrupt Status	Bit Field	T12 PM	T12 OM	ICC62 F	ICC62 R	ICC61 F	ICC61 R	ICC60 F	ICC60 R
	Register Low	Туре	rh	rh	rh	rh	rh	rh	rh	rh
9D _H	CCU6_ISH Reset: 00 _H Capture/Compare Interrupt Status Register High	Bit Field	STR	IDLE	WHE	CHE	TRPS	TRPF	T13 PM	T13 CM
		Туре	rh	rh	rh	rh	rh	rh	rh	rh
9E _H	CCU6_PISEL0L Reset: 00H	Bit Field	IST	RP	ISCC62 ISC			C61	ISC	C60
	Port Input Select Register 0 Low	Туре	n	W	rw r			rw rw		W
9F _H	CCU6_PISEL0H Reset: 00H	Bit Field	IST1	2HR	ISP	OS2	ISPOS1		ISPOS0	
	Port Input Select Register 0 High	Туре	n	W	r	W	rw		rw	
A4 _H	CCU6_PISEL2 Reset: 00 _H Port Input Select Register 2	Bit Field			(כ			IST1	3HR
	Port input Select Register 2	Туре			l	r			n	W
FA _H	CCU6_T12L Reset: 00 _H	Bit Field				T12	CVL			
	Timer T12 Counter Register Low	Туре				rv	vh			
FBH	CCU6_T12H Reset: 00 _H Timer T12 Counter Register High	Bit Field				T12	CVH			
	Timer 112 Counter Register High	Туре				rv	vh			
FC _H	CCU6_T13L Reset: 00 _H Timer T13 Counter Register Low	Bit Field				T13	CVL			
	Timer 110 Counter Register Low	Туре				rv	vh			
^{FD}H	CCU6_T13H Reset: 00 _H Timer T13 Counter Register High	Bit Field	eld T13CVH							
	Timor i to Counter (Negister Flight	Туре				rv	vh			
FE _H	CCU6_CMPSTATL Reset: 00 _H Compare State Register Low	Bit Field	0	CC63 ST	CC POS2	CC POS1	CC POS0	CC62 ST	CC61 ST	CC60 ST
		Туре	r	rh	rh	rh	rh	rh	rh	rh
FF _H	CCU6_CMPSTATH Reset: 00 _H Compare State Register High	Bit Field	T13IM	COUT 63PS	COUT 62PS	CC62 PS	COUT 61PS	CC61 PS	COUT 60PS	CC60 PS
		Туре	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh






Figure 15 Interrupt Request Sources (Part 3)



3.4.2 Interrupt Source and Vector

Each interrupt event source has an associated interrupt vector address for the interrupt node it belongs to. This vector is accessed to service the corresponding interrupt node request. The interrupt service of each interrupt source can be individually enabled or disabled via an enable bit. The assignment of the XC87x interrupt sources to the interrupt vector address and the corresponding interrupt node enable bits are summarized in Table 22.

Table 22 Interrupt Vector Addresses

Interrupt Source	Vector Address	Assignment for XC87x	Enable Bit	SFR
NMI	0073 _H	Watchdog Timer NMI	NMIWDT	NMICON
		PLL NMI	NMIPLL	
		Flash Timer NMI	NMIFLASH	
		V _{DDP} Prewarning NMI	NMIVDDP	
		Flash ECC NMI	NMIECC	
XINTR0	0003 _H	External Interrupt 0	EX0	IEN0
XINTR1	000B _H	Timer 0	ET0	7
XINTR2	0013 _H	External Interrupt 1	EX1	7
XINTR3	001B _H	Timer 1	ET1	
XINTR4	0023 _H	UART	ES	
XINTR5	002B _H	T2CCU	ET2	
		UART Fractional Divider (Normal Divider Overflow)		
		MultiCAN Node 0		
		LIN		



3.6 Power Supply System with Embedded Voltage Regulator

The XC87x microcontroller requires two different levels of power supply:

- 3.3 V or 5.0 V for the Embedded Voltage Regulator (EVR) and Ports
- 2.5 V for the core, memory, on-chip oscillator, and peripherals

Figure 19 shows the XC87x power supply system. A power supply of 3.3 V or 5.0 V must be provided from the external power supply pin. The 2.5 V power supply for the logic is generated by the EVR. The EVR helps to reduce the power consumption of the whole chip and the complexity of the application board design.

The EVR consists of a main voltage regulator and a low power voltage regulator. In active mode, both voltage regulators are enabled. In power-down mode¹⁾, the main voltage regulator is switched off, while the low power voltage regulator continues to function and provide power supply to the system with low power consumption.




Figure 19 XC87x Power Supply System

EVR Features

- Input voltage ($V_{\rm DDP}$): 3.3 V/5.0 V
- Output voltage ($V_{\rm DDC}$): 2.5 V ± 7.5%
- Low power voltage regulator provided in power-down mode¹⁾
- V_{DDP} prewarning detection
- $V_{\rm DDC}$ brownout detection

¹⁾ SAK product variant does not support power-down mode.



Table 32 Deviation Error for UART with Fractional Divider enabled

$f_{ t PCLK}$	Prescaling Factor (2BRPRE)	Reload Value (BR_VALUE + 1)	STEP	Deviation Error
24 MHz	1	6 (6 _H)	59 (3B _H)	+0.03 %
12 MHz	1	3 (3 _H)	59 (3B _H)	+0.03 %
8 MHz	1	2 (2 _H)	59 (3B _H)	+0.03 %
6 MHz	1	6 (6 _H)	236 (EC _H)	+0.03 %

3.13.2 Baud Rate Generation using Timer 1

In UART modes 1 and 3 of UART module, Timer 1 can be used for generating the variable baud rates. In theory, this timer could be used in any of its modes. But in practice, it should be set into auto-reload mode (Timer 1 mode 2), with its high byte set to the appropriate value for the required baud rate. The baud rate is determined by the Timer 1 overflow rate and the value of SMOD as follows:

Mode 1, 3 band rate=
$$\frac{2^{\text{SMOD}} \times f_{\text{PCLK}}}{32 \times 2 \times (256 - \text{TH1})}$$

(3.6)

3.14 Normal Divider Mode (8-bit Auto-reload Timer)

Setting bit FDM in register FDCON to 1 configures the fractional divider to normal divider mode, while at the same time disables baud rate generation (see Figure 26). Once the fractional divider is enabled (FDEN = 1), it functions as an 8-bit auto-reload timer (with no relation to baud rate generation) and counts up from the reload value with each input clock pulse. Bit field RESULT in register FDRES represents the timer value, while bit field STEP in register FDSTEP defines the reload value. At each timer overflow, an overflow flag (FDCON.NDOV) will be set and an interrupt request generated. This gives an output clock f_{MOD} that is 1/n of the input clock f_{DIV} , where n is defined by 256 - STEP.

The output frequency in normal divider mode is derived as follows:

$$f_{MOD} = f_{DIV} \times \frac{1}{256 - STEP}$$

(3.7)



3.16 High-Speed Synchronous Serial Interface

The High-Speed Synchronous Serial Interface (SSC) supports full-duplex and half-duplex synchronous communication. The serial clock signal can be generated by the SSC internally (master mode), using its own 16-bit baud-rate generator, or can be received from an external master (slave mode). Data width, shift direction, clock polarity and phase are programmable. This allows communication with SPI-compatible devices or devices using other synchronous serial interfaces.

Features

- Master and slave mode operation
 - Full-duplex or half-duplex operation
- · Transmit and receive buffered
- Flexible data format
 - Programmable number of data bits: 2 to 8 bits
 - Programmable shift direction: LSB or MSB shift first
 - Programmable clock polarity: idle low or high state for the shift clock
 - Programmable clock/data phase: data shift with leading or trailing edge of the shift clock
- Variable baud rate
- Compatible with Serial Peripheral Interface (SPI)
- Interrupt generation
 - On a transmitter empty condition
 - On a receiver full condition
 - On an error condition (receive, phase, baud rate, transmit error)

Data is transmitted or received on lines TXD and RXD, which are normally connected to the pins MTSR (Master Transmit/Slave Receive) and MRST (Master Receive/Slave Transmit). The clock signal is output via line MS_CLK (Master Serial Shift Clock) or input via line SS_CLK (Slave Serial Shift Clock). Both lines are normally connected to the pin SCLK. Transmission and reception of data are double-buffered.

Figure 28 shows the block diagram of the SSC.



3.19 Timer 2 Capture/Compare Unit

The T2CCU (Timer 2 Capture/Compare Unit) consists of the standard Timer 2 unit and a Capture/compare unit (CCU). The Capture/Compare Timer (CCT) is part of the CCU. Control is available in the T2CCU to select individually for each of its 16-bit capture/compare channel, either the Timer 2 or the Capture/Compare Timer (CCT) as the time base. Both timers have a resolution of 16 bits. The clock frequency of T2CCU, f_{T2CCU} , could be set at PCLK frequency or 2 times the PCLK frequency.

The T2CCU can be used for various digital signal generation and event capturing like pulse generation, pulse width modulation, pulse width measuring etc. Target applications include various automotive control as well as industrial (frequency generation, digital-to-analog conversion, process control etc.).

T2CCU Features

- Option to select individually for each channel, either Timer 2 or Capture/Compare Timer as time base
- Extremely flexible Capture/Compare Timer count rate by cascading with Timer 2
- Capture/Compare Timer may be 'reset' immediately by triggering overflow event
- 16-bit resolution
- Six compare channels in total
- Four capture channels multiplexed with the compare channels, in total
- Shadow register for each compare register
 - Transfer via software control or on timer overflow.
- Compare Mode 0: Compare output signal changes from the inactive level to active level on compare match. Returns to inactive level on timer overflow.
 - Active level can be defined by register bit for channel groups A and B.
 - Support of 0% to 100% duty cycle in compare mode 0.
- Compare Mode 1: Full control of the software on the compare output signal level, for the next compare match.
- Concurrent Compare Mode with channel 0
- Capture Mode 0: Capture on any external event (rising/falling/both edge) at the 4 pins T2CC0 to T2CC3.
- Capture Mode 1: Capture upon writing to the low byte of the corresponding channel capture register.
- Capture mode 0 or 1 can be established independently on the 4 capture channels.

Data Sheet 98 V1.5, 2011-03






Figure 29 CCU6 Block Diagram



3.23 On-Chip Debug Support

The On-Chip Debug Support (OCDS) provides the basic functionality required for the software development and debugging of XC800-based systems.

The OCDS design is based on these principles:

- Use the built-in debug functionality of the XC800 Core
- Add a minimum of hardware overhead
- Provide support for most of the operations by a Monitor Program
- Use standard interfaces to communicate with the Host (a Debugger)

Features

- Set breakpoints on instruction address and on address range within the Program Memory
- Set breakpoints on internal RAM address range
- Support unlimited software breakpoints in Flash/RAM code region
- Process external breaks via JTAG and upon activating a dedicated pin
- Step through the program code

The OCDS functional blocks are shown in **Figure 33**. The Monitor Mode Control (MMC) block at the center of OCDS system brings together control signals and supports the overall functionality. The MMC communicates with the XC800 Core, primarily via the Debug Interface, and also receives reset and clock signals.

After processing memory address and control signals from the core, the MMC provides proper access to the dedicated extra-memories: a Monitor ROM (holding the code) and a Monitor RAM (for work-data and Monitor-stack).

The OCDS system is accessed through the JTAG¹⁾, which is an interface dedicated exclusively for testing and debugging activities and is not normally used in an application. The dedicated MBC pin is used for external configuration and debugging control.

Note: All the debug functionality described here can normally be used only after XC87x has been started in OCDS mode.

Data Sheet 106 V1.5, 2011-03

¹⁾ The pins of the JTAG port can be assigned to either the primary port (Port 0) or either of the secondary ports (Ports 1 and 2/Port 5).

User must set the JTAG pins (TCK and TDI) as input during connection with the OCDS system.



Electrical Parameters

4.2.4 Power Supply Current

Table 43, Table 44, Table 45 and Table 46 provide the characteristics of the power supply current in the XC87x.

Table 43 Power Supply Current Parameters (Operating Conditions apply; $V_{\text{DDP}} = 5V \text{ range}$)

Parameter	Symbol	Limit Values		Unit	Test Conditions	
		typ. ¹⁾	max. ²⁾			
$V_{\rm DDP}$ = 5V Range				•		
Active Mode	I_{DDP}	37.5	45	mA	3) SAF and SAX variants	
		40.5	48	mA	3) SAK variant	
Idle Mode	I_{DDP}	29.2	35	mA	⁴⁾ SAF and SAX variants	
		32.2	38	mA	4) SAK variant	
Active Mode with slow-	I_{DDP}	10	15	mA	5) SAF and SAX variants	
down enabled		13	18	mA	5) SAK variant	
Idle Mode with slow-	I_{DDP}	9.2	14	mA	6) SAF and SAX variants	
down enabled		12.2	17	mA	6) SAK variant	

¹⁾ The typical $I_{\rm DDP}$ values are based on preliminary measurements and are to be used as reference only. These values are periodically measured at $T_{\rm A}$ = + 25 °C and $V_{\rm DDP}$ = 5.0 V.

- 2) The maximum $I_{\rm DDP}$ values are measured under worst case conditions ($T_{\rm A}$ = + 105 °C and $V_{\rm DDP}$ = 5.5 V).
- 3) $I_{\rm DDP}$ (active mode) is measured with: CPU clock and input clock to all peripherals running at 24 MHz with onchip oscillator of 4 MHz, $\overline{\rm RESET} = V_{\rm DDP}$; all other pins are disconnected, no load on ports.
- 4) I_{DDP} (idle mode) is measured with: CPU clock disabled, watchdog timer disabled, input clock to all peripherals enabled and running at 24 MHz, $\overline{\text{RESET}} = V_{\text{DDP}}$; all other pins are disconnected, no load on ports.
- 5) $I_{\rm DDP}$ (active mode with slow-down mode) is measured with: CPU clock and input clock to all peripherals running at 1 MHz by setting CLKREL in CMCON to $1000_{\rm B}$, $\overline{\rm RESET} = V_{\rm DDP}$; all other pins are disconnected, no load on ports.
- 6) $I_{\rm DDP}$ (idle mode with slow-down mode) is measured with: CPU clock disabled, watchdog timer disabled, input clock to all peripherals enabled and running at 1 MHz by setting CLKREL in CMCON to 1000_B, RESET = $V_{\rm DDP}$; all other pins are disconnected, no load on ports.

Data Sheet 118 V1.5, 2011-03



Electrical Parameters

4.3.3 Power-on Reset and PLL Timing

Table 48 provides the characteristics of the power-on reset and PLL timing in the XC87x.

Table 48 Power-On Reset and PLL Timing (Operating Conditions apply)

Parameter	Symbol		Limit Values			Unit	Test Conditions
			min.	typ.	max.		
On-Chip Oscillator start-up time	t_{OSCST}	CC	_	_	500	ns	1)
PLL lock-in in time	t_{LOCK}	CC	_	_	200	μS	1)
PLL accumulated jitter	D_{P}		_	_	1.8	ns	1)2)

- 1) Not all parameters are 100% tested, but are verified by design/characterization and test correlation.
- 2) PLL lock at 144 MHz using a 4 MHz external oscillator. The PLL Divider settings are K = 2, N = 72 and P = 1.




Figure 40 Power-on Reset Timing

Data Sheet 124 V1.5, 2011-03