

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Obsolete
Core Processor	XC800
Core Size	8-Bit
Speed	27MHz
Connectivity	CANbus, SPI, SSI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	40
Program Memory Size	64KB (64K × 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	3.25K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	PG-LQFP-64-4
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/sax-xc878c-16ffa-5v-aa

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



#### XC87x Data Sheet

#### Revision History: V1.5 2011-03

Previous Versions: V1.4

PageSubjects (major changes since last revision)Changes from V1.4 2010-08 to V1.5 2011-03Page 3A new variant, SAF-XC874CM-13FVA 5V, has been added in Table 2.

#### We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to:

mcdocu.comments@infineon.com

$\sim$	
$\langle \$	



## 8-Bit Single-Chip Microcontroller

### XC87xCLM

# **1** Summary of Features

The XC87x has the following features:

- High-performance XC800 Core
  - compatible with standard 8051 processor
  - two clocks per machine cycle architecture (for memory access without wait state)
  - two data pointers
- · On-chip memory
  - 8 Kbytes of Boot ROM
  - 256 bytes of RAM
  - 3 Kbytes of XRAM
  - 64/52 Kbytes of Flash;
    - (includes memory protection strategy)
- I/O port supply at 3.3 V or 5.0 V and core logic supply at 2.5 V (generated by embedded voltage regulator)

(more features on next page)



#### Figure 1 XC87x Functional Units



### Summary of Features

Features: (continued)

- Power-on reset generation
- Brownout detection for core logic supply
- On-chip OSC and PLL for clock generation
  - Loss-of-Clock detection
- Power saving modes
  - slow-down mode
  - idle mode
  - power-down mode with wake-up capability via RXD or EXINT0<sup>1)</sup>
  - clock gating control to each peripheral
  - Programmable 16-bit Watchdog Timer (WDT)
- Five ports

٠

- Up to 40 pins as digital I/O
- 8 dedicated analog inputs used as A/D converter input
- 8-channel, 10-bit ADC
- Four 16-bit timers
  - Timer 0 and Timer 1 (T0 and T1)
  - Timer 2 and Timer 21 (T2 and T21)
- Multiplication/Division Unit for arithmetic operations (MDU)
- CORDIC Coprocessor for computation of trigonometric, hyperbolic and linear functions
- MultiCAN with 2 nodes, 32 message objects
- Two Capture/compare units
  - Capture/compare unit 6 for PWM signal generation (CCU6)
  - Timer 2 Capture/compare unit for vaious digital signal generation (T2CCU)
- Two full-duplex serial interfaces (UART and UART1)
- Synchronous serial channel (SSC)
- On-chip debug support
  - 1 Kbyte of monitor ROM (part of the 8-Kbyte Boot ROM)
  - 64 bytes of monitor RAM
- Packages:
  - PG-LQFP-64
  - PG-VQFN-48
- Temperature range  $T_A$ :
  - SAF (-40 to 85 °C)
  - SAX (-40 to 105 °C)
  - SAK (-40 to 125 °C)

<sup>1)</sup> SAK product variant does not support power-down mode.



#### **General Device Information**

## 2.2 Logic Symbol

The logic symbols of the XC878 and XC874 are shown in Figure 3.



Figure 3 XC878 and XC874 Logic Symbol





Figure 8 Memory Map of XC87x with 52K Flash Memory in user mode



## 3.2.4 XC87x Register Overview

The SFRs of the XC87x are organized into groups according to their functional units. The contents (bits) of the SFRs are summarized in **Chapter 3.2.4.1** to **Chapter 3.2.4.15**.

Note: The addresses of the bitaddressable SFRs appear in bold typeface.

## 3.2.4.1 CPU Registers

The CPU SFRs can be accessed in both the standard and mapped memory areas (RMAP = 0 or 1).

Addr	Register Name	Bit	7	6	5	4	3	2	1	0		
RMAP =	= 0 or 1	1										
81 <sub>H</sub>	SP Reset: 07 <sub>H</sub>	Bit Field				S	P					
	Stack Pointer Register	Туре	rw									
82 <sub>H</sub>	DPL Reset: 00 <sub>H</sub>	Bit Field	DPL7	DPL6	DPL5	DPL4	DPL3	DPL2	DPL1	DPL0		
	Data Pointer Register Low	Туре	rw	rw	rw	rw	rw	rw	rw	rw		
83 <sub>H</sub>	DPH Reset: 00 <sub>H</sub>	Bit Field	DPH7	DPH6	DPH5	DPH4	DPH3	DPH2	DPH1	DPH0		
	Data Pointer Register High	Туре	rw	rw	rw	rw	rw	rw	rw	rw		
87 <sub>H</sub>	PCON Reset: 00 <sub>H</sub>	Bit Field	SMOD		0		GF1	GF0	0	IDLE		
	Power Control Register	Туре	rw		r		rw	rw	r	rw		
88 <sub>H</sub>	TCON Reset: 00 <sub>H</sub>	Bit Field	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0		
	Timer Control Register	Туре	rwh	rw	rwh	rw	rwh	rw	rwh	rw		
89 <sub>H</sub>	TMOD Reset: 00 <sub>H</sub> Timer Mode Register	Bit Field	GATE 1	T1S	T1	T1M		TOS	T	M		
		Туре	rw	rw	r	W	rw	rw	rw rw			
8A <sub>H</sub>	TL0 Reset: 00 <sub>H</sub>	Bit Field	d VAL									
	Timer 0 Register Low	Туре				rv	vh					
8B <sub>H</sub>	TL1 Reset: 00 <sub>H</sub>	Bit Field				V	AL					
	Timer 1 Register Low	Туре				rv	- vh					
8C <sub>H</sub>	THO Reset: 00 <sub>H</sub>	Bit Field				V	AL					
	Timer 0 Register High	Туре				rv	vh					
8D <sub>H</sub>	TH1 Reset: 00 <sub>H</sub>	Bit Field				V	AL					
	Timer 1 Register High	Туре				rv	vh					
94 <sub>H</sub>	MEX1 Reset: 00 <sub>H</sub>	Bit Field		C	B			Ν	IB			
	Memory Extension Register 1	Туре	r rw									
95 <sub>H</sub>	MEX2 Reset: 00 <sub>H</sub>	Bit Field	MCM MCB					1	В			
	Memory Extension Register 2	Туре	rw		rw			r	w			
96 <sub>H</sub>	MEX3 Reset: 00 <sub>H</sub> Memory Extension Register 3	Bit Field	MCB1 9		0	MXB1 9	MXM		MXB			
		Туре	rw		r	rw	rw		rw			

### Table 5 CPU Register Overview



### Table 11ADC Register Overview (cont'd)

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
св <sub>Н</sub>	ADC_RCR1 Reset: 00 <sub>H</sub> Result Control Register 1	Bit Field	VFCT R	WFR	0	IEN		0		DRCT R
		Туре	rw	rw	r	rw		r		rw
сс <sup>Н</sup>	ADC_RCR2 Reset: 00 <sub>H</sub> Result Control Register 2	Bit Field	VFCT R	WFR	0	IEN		0		DRCT R
		Туре	rw	rw	r	rw		r		rw
CDH	ADC_RCR3 Reset: 00 <sub>H</sub> Result Control Register 3	Bit Field	VFCT R	WFR	0	IEN		0		DRCT R
		Туре	rw	rw	r	rw		r		rw
CEH	ADC_VFCR Reset: 00 <sub>H</sub>	Bit Field		(	0		VFC3	VFC2	VFC1	VFC0
	Valid Flag Clear Register	Туре			r		w	w	w	w
RMAP =	0, PAGE 5									
са <sub>Н</sub>	ADC_CHINFR Reset: 00 <sub>H</sub> Channel Interrupt Flag Register	Bit Field	CHINF 7	CHINF 6	CHINF 5	CHINF 4	CHINF 3	CHINF 2	CHINF 1	CHINF 0
		Туре	rh							
св <sub>Н</sub>	ADC_CHINCR Reset: 00 <sub>H</sub> Channel Interrupt Clear Register	Bit Field	CHINC 7	CHINC 6	CHINC 5	CHINC 4	CHINC 3	CHINC 2	CHINC 1	CHINC 0
		Туре	w	w	w	w	w	w	w	w
сс <sub>Н</sub>	ADC_CHINSR Reset: 00 <sub>H</sub> Channel Interrupt Set Register	Bit Field	CHINS 7	CHINS 6	CHINS 5	CHINS 4	CHINS 3	CHINS 2	CHINS 1	CHINS 0
		Туре	w	w	w	w	w	w	w	w
CD <sub>H</sub>	ADC_CHINPR Reset: 00 <sub>H</sub> Channel Interrupt Node Pointer	Bit Field	CHINP 7	CHINP 6	CHINP 5	CHINP 4	CHINP 3	CHINP 2	CHINP 1	CHINP 0
	Register	Туре	rw							
CEH	ADC_EVINFR Reset: 00 <sub>H</sub> Event Interrupt Flag Register	Bit Field	EVINF 7	EVINF 6	EVINF 5	EVINF 4	(	0	EVINF 1	EVINF 0
		Туре	rh	rh	rh	rh		r	rh	rh
CF <sub>H</sub>	ADC_EVINCR Reset: 00 <sub>H</sub> Event Interrupt Clear Flag	Bit Field	EVINC 7	EVINC 6	EVINC 5	EVINC 4	(	)	EVINC 1	EVINC 0
	Register	Туре	w	w	w	w		r	w	w
D2 <sub>H</sub>	ADC_EVINSR Reset: 00 <sub>H</sub> Event Interrupt Set Flag Register	Bit Field	EVINS 7	EVINS 6	EVINS 5	EVINS 4	(	0	EVINS 1	EVINS 0
		Туре	w	w	w	w		r	w	w
D3 <sub>H</sub>	ADC_EVINPR Reset: 00 <sub>H</sub> Event Interrupt Node Pointer	Bit Field	EVINP 7	EVINP 6	EVINP 5	EVINP 4	0		EVINP 1	EVINP 0
	Register	Туре	rw	rw	rw	rw	r		rw	rw
RMAP =	0, PAGE 6	-			-	-				
CA <sub>H</sub>	ADC_CRCR1 Reset: 00 <sub>H</sub>	Bit Field	CH7	CH6	CH5	CH4		(	0	
	Register 1	Туре	rwh	rwh	rwh	rwh			r	
св <sub>н</sub>	ADC_CRPR1 Reset: 00 <sub>H</sub>	Bit Field	CHP7	CHP6	CHP5	CHP4			0	
	Register 1	Туре	rwh	rwh	rwh	rwh			r	



Addr	Register Name	Bit	7	6	5	4	3	2	1	0
ав <sub>Н</sub>	SSC_CONH Reset: 00 <sub>H</sub>	Bit Field	EN	MS	0	BSY	BE	PE	RE	TE
	Control Register High Operating Mode	Туре	rw	rw	r	rh	rwh	rwh	rwh	rwh
ac <sub>h</sub>	SSC_TBL Reset: 00 <sub>H</sub>	Bit Field	TB_VALUE							
	I ransmitter Buffer Register Low	Туре	rw							
ad <sub>H</sub>	SSC_RBL Reset: 00 <sub>H</sub>	Bit Field	RB_VALUE							
	Receiver Buffer Register Low	Туре	rh							
АЕ <sub>Н</sub>	SSC_BRL Reset: 00 <sub>H</sub>	Bit Field	BR_VALUE							
	Baud Rate Timer Reload Register Low	Туре	rw							
AF <sub>H</sub>	SSC_BRH Reset: 00 <sub>H</sub>	Bit Field	d BR_VALUE							
	Register High	Туре				r	w			

#### Table 16SSC Register Overview (cont'd)

## 3.2.4.13 MultiCAN Registers

The MultiCAN SFRs can be accessed in the standard memory area (RMAP = 0).

### Table 17CAN Register Overview

Addr	Register Name	Bit	7	6	5	4	3	2	1	0	
RMAP =	= 0										
D8 <sub>H</sub>	ADCON Reset: 00 <sub>H</sub>	Bit Field	V3	V2	V1	V0	AU	AD	BSY	RWEN	
	CAN Address/Data Control Register	Туре	rw	rw	rw	rw	r	w	rh	rw	
D9 <sub>H</sub>	ADL Reset: 00 <sub>H</sub>	Bit Field	CA9	CA8	CA7	CA6	CA5	CA4	CA3	CA2	
	CAN Address Register Low	Туре	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	
da <sub>h</sub>	ADH Reset: 00 <sub>H</sub>	Bit Field		(	)		CA13	CA12	CA11	CA10	
	CAN Address Register High	Туре			r		rwh	rwh	rwh	rwh	
db <sub>H</sub>	DATA0 Reset: 00 <sub>H</sub>	Bit Field	CD								
	CAN Data Register 0	Туре	rwh								
dc <sub>h</sub>	DATA1 Reset: 00 <sub>H</sub>	Bit Field				C	D				
	CAN Data Register 1	Туре				rv	vh				
dd <sub>H</sub>	DATA2 Reset: 00 <sub>H</sub>	Bit Field				C	D				
	CAN Data Register 2	Туре	rwh				vh	h			
de <sub>H</sub>	DATA3 Reset: 00 <sub>H</sub>	Bit Field				C	D				
	CAN Data Register 3		rwh								

## 3.2.4.14 OCDS Registers

The OCDS SFRs can be accessed in the mapped memory area (RMAP = 1).



### 3.5 Parallel Ports

The XC87x has 40 port pins organized into five parallel ports: Port 0 (P0), Port 1 (P1), Port 3 (P3), Port 4 (P4) and Port 5 (P5). Each pin has a pair of internal pull-up and pull-down devices that can be individually enabled or disabled. These ports are bidirectional and can be used as general purpose input/output (GPIO) or to perform alternate input/output functions for the on-chip peripherals. When configured as an output, the open drain mode can be selected.

### **Bidirectional Port Features**

- Configurable pin direction
- Configurable pull-up/pull-down devices
- Configurable open drain mode
- Configurable drive strength
- Transfer of data through digital inputs and outputs (general purpose I/O)
- Alternate input/output for on-chip peripherals





Figure 18 shows the structure of a bidirectional port pin.

Figure 18 General Structure of Bidirectional Port







#### Figure 25 WDT Timing Diagram

**Table 28** lists the possible watchdog time ranges that can be achieved using a certain module clock. Some numbers are rounded to 3 significant digits.

#### Table 28Watchdog Time Ranges

Reload value	Prescaler for $f_{PCLK}$	Prescaler for $f_{PCLK}$							
In WDTREL	2 (WDTIN = 0)	128 (WDTIN = 1)							
	24 MHz	24 MHz							
FF <sub>H</sub>	21.3 μs	1.37 ms							
7F <sub>H</sub>	2.75 ms	176 ms							
00 <sub>H</sub>	5.46 ms	350 ms							



- Interrupt enabling and corresponding flag

## 3.13 UART and UART1

The XC87x provides two Universal Asynchronous Receiver/Transmitter (UART and UART1) modules for full-duplex asynchronous reception/transmission. Both are also receive-buffered, i.e., they can commence reception of a second byte before a previously received byte has been read from the receive register. However, if the first byte still has not been read by the time reception of the second byte is complete, one of the bytes will be lost.

#### Features

- Full-duplex asynchronous modes
  - 8-bit or 9-bit data frames, LSB first
  - Fixed or variable baud rate
- Receive buffered
- Multiprocessor communication
- Interrupt generation on the completion of a data transmission or reception

The UART modules can operate in the four modes shown in **Table 30**.

Operating Mode	Baud Rate
Mode 0: 8-bit shift register	f <sub>PCLK</sub> /2
Mode 1: 8-bit shift UART	Variable
Mode 2: 9-bit shift UART	$f_{\text{PCLK}}/32 \text{ or } f_{\text{PCLK}}/64^{1)}$
Mode 3: 9-bit shift UART	Variable
	· · · · · · · · · · · · · · · · · · ·

#### Table 30UART Modes

1) For UART1 module, the baud rate is fixed at  $f_{PCLK}/64$ .

There are several ways to generate the baud rate clock for the serial port, depending on the mode in which it is operating. In mode 0, the baud rate for the transfer is fixed at  $f_{\rm PCLK}/2$ . In mode 2, the baud rate is generated internally based on the UART input clock and can be configured to either  $f_{\rm PCLK}/32$  or  $f_{\rm PCLK}/64$ . For UART1 module, only  $f_{\rm PCLK}/64$  is available. The variable baud rate is set by the underflow rate on the dedicated baud-rate generator. For UART module, the variable baud rate alternatively can be set by the overflow rate on Timer 1.

## 3.13.1 Baud-Rate Generator

Both UART modules have their own dedicated baud-rate generator, which is based on a programmable 8-bit reload value, and includes divider stages (i.e., prescaler and



fractional divider) for generating a wide range of baud rates based on its input clock  $f_{\text{PCLK}}$ , see **Figure 26**.



#### Figure 26Baud-rate Generator Circuitry

The baud rate timer is a count-down timer and is clocked by either the output of the fractional divider ( $f_{MOD}$ ) if the fractional divider is enabled (FDCON.FDEN = 1), or the output of the prescaler ( $f_{DIV}$ ) if the fractional divider is disabled (FDEN = 0). For baud rate generation, the fractional divider must be configured to fractional divider mode (FDCON.FDM = 0). This allows the baud rate control run bit BCON.R to be used to start or stop the baud rate timer. At each timer underflow, the timer is reloaded with the 8-bit reload value in register BG and one clock pulse is generated for the serial channel.

Enabling the fractional divider in normal divider mode (FDEN = 1 and FDM = 1) stops the baud rate timer and nullifies the effect of bit BCON.R. See **Section 3.14**.

The baud rate ( $f_{BR}$ ) value is dependent on the following parameters:

- Input clock  $f_{PCLK}$
- Prescaling factor (2<sup>BRPRE</sup>) defined by bit field BRPRE in register BCON
- Fractional divider (STEP/256) defined by register FDSTEP (to be considered only if fractional divider is enabled and operating in fractional divider mode)
- 8-bit reload value (BR\_VALUE) for the baud rate timer defined by register BG





### 4.1.2 Absolute Maximum Rating

Maximum ratings are the extreme limits to which the XC87x can be subjected to without permanent damage.

Parameter	Symbol	Limit Values		Unit	Notes
		min.	max.		
Ambient temperature	T <sub>A</sub>	-40	125	°C	under bias
Storage temperature	T <sub>ST</sub>	-65	150	°C	
Junction temperature	TJ	-40	140	°C	under bias
Voltage on power supply pin with respect to $V_{SS}$	V <sub>DDP</sub>	-0.5	6	V	
Voltage on any pin with respect to $V_{\rm SS}$	V <sub>IN</sub>	-0.5	V <sub>DDP</sub> + 0.5 or max. 6	V	Whatever is lower
Input current on any pin during overload condition	I <sub>IN</sub>	-10	10	mA	
Absolute sum of all input currents during overload condition	$\Sigma  I_{IN} $	-	50	mA	

Table 38	Absolute	Maximum	Rating	<b>Parameters</b>
----------	----------	---------	--------	-------------------

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. During absolute maximum rating overload conditions ( $V_{IN} > V_{DDP}$  or  $V_{IN} < V_{SS}$ ) the voltage on  $V_{DDP}$  pin with respect to ground ( $V_{SS}$ ) must not exceed the values defined by the absolute maximum ratings.



### 4.3 AC Parameters

The electrical characteristics of the AC Parameters are detailed in this section.

### 4.3.1 Testing Waveforms

The testing waveforms for rise/fall time, output delay and output high impedance are shown in **Figure 36**, **Figure 37** and **Figure 38**.



Figure 36 Rise/Fall Time Parameters



Figure 37 Testing Waveform, Output Delay



Figure 38 Testing Waveform, Output High Impedance



### 4.3.2 Output Rise/Fall Times

 Table 47 provides the characteristics of the output rise/fall times in the XC87x.

#### Table 47 Output Rise/Fall Times Parameters (Operating Conditions apply)

Parameter	Symbol	L Va	imit alues	Unit	Test Conditions	
		min.	max.			
$V_{\rm DDP}$ = 5V Range		•				
Rise/fall times	t <sub>R</sub> , t <sub>F</sub>	_	10	ns	20 pF. <sup>1) 2)3)</sup>	
V <sub>DDP</sub> = 3.3V Range		•				
Rise/fall times	t <sub>R</sub> , t <sub>F</sub>	_	10	ns	20 pF. <sup>1) 2)4)</sup>	
					1	

1) Rise/Fall time measurements are taken with 10% - 90% of pad supply.

2) Not all parameters are 100% tested, but are verified by design/characterization and test correlation.

3) Additional rise/fall time valid for  $C_{\rm L}$  = 20pF - 100pF @ 0.125 ns/pF.

4) Additional rise/fall time valid for  $C_{\rm L}$  = 20pF - 100pF @ 0.225 ns/pF.



Figure 39 Rise/Fall Times Parameters



## 4.3.3 Power-on Reset and PLL Timing

Table 48 provides the characteristics of the power-on reset and PLL timing in the XC87x.

#### Table 48 Power-On Reset and PLL Timing (Operating Conditions apply)

Parameter	Symbol		Limit Values		Unit	Test Conditions	
			min.	typ.	max.		
On-Chip Oscillator start-up time	t <sub>OSCST</sub>	CC	_	-	500	ns	1)
PLL lock-in in time	t <sub>LOCK</sub>	CC	-	_	200	μS	1)
PLL accumulated jitter	D <sub>P</sub>		-	-	1.8	ns	1)2)

1) Not all parameters are 100% tested, but are verified by design/characterization and test correlation.

2) PLL lock at 144 MHz using a 4 MHz external oscillator. The PLL Divider settings are K = 2, N = 72 and P = 1.



Figure 40 Power-on Reset Timing



 Table 51 shows the timing of the external data memory write cycle.

Table 51	External Data M	lemory Write	Timing <sup>1)</sup> (Operating	Conditions apply)
----------	-----------------	--------------	---------------------------------	-------------------

Parameter	Symbol		Limit Va	lues	Unit	Test
			Min.	Max.		Conditions
WR pulse width	<i>t</i> <sub>1</sub>	CC	<i>f</i> <sub>сськ</sub> - 10	-	ns	2)
Address valid to WR	<i>t</i> <sub>2</sub>	CC	2* <i>f</i> <sub>CCLK</sub> - 7	-	ns	2)
Data valid to WR transition	t <sub>3</sub>	SR	<i>f</i> <sub>сськ</sub> - 5	-	ns	2)
Data setup before WR	<i>t</i> <sub>4</sub>	SR	9* <i>f</i> <sub>CCLK</sub> - 13	-	ns	2)
Data hold after WR	<i>t</i> <sub>5</sub>	SR	6* <i>f</i> <sub>ССLК</sub> - 3	-	ns	2)

1) External Bus Interface is not available in XC874.

2) Not all parameters are 100% tested, but are verified by design/characterization and test correlation.



Figure 42 External Data Memory Write Cycle



### 4.3.7 JTAG Timing

 Table 53 provides the characteristics of the JTAG timing in the XC87x.

### Table 53TCK Clock Timing (Operating Conditions apply; CL = 50 pF)

Parameter	Symbol		Limits		Unit	Test Conditions	
			min	max			
TCK clock period	t <sub>TCK</sub>	SR	50	-	ns	1)	
TCK high time	<i>t</i> <sub>1</sub>	SR	20	-	ns	1)	
TCK low time	<i>t</i> <sub>2</sub>	SR	20	-	ns	1)	
TCK clock rise time	<i>t</i> <sub>3</sub>	SR	-	4	ns	1)	
TCK clock fall time	<i>t</i> <sub>4</sub>	SR	-	4	ns	1)	

1) Not all parameters are 100% tested, but are verified by design/characterization and test correlation.



Figure 44 TCK Clock Timing

#### Table 54JTAG Timing (Operating Conditions apply; CL = 50 pF)

Parameter		nbol	Limits		Unit	Test Conditions	
			min	max			
TMS setup to TCK	t <sub>1</sub>	SR	8	-	ns	1)	
TMS hold to TCK	<i>t</i> <sub>2</sub>	SR	0	-	ns	1)	
TDI setup to TCK ∡	<i>t</i> <sub>1</sub>	SR	8	-	ns	1)	
TDI hold to TCK ∡	<i>t</i> <sub>2</sub>	SR	4	-	ns	1)	
TDO valid output from TCK	$t_3$	CC	-	24	ns	5V Device <sup>1)</sup>	
			-	31	ns	3.3V Device <sup>1)</sup>	



### Package and Quality Declaration

# 5 Package and Quality Declaration

Chapter 5 provides the information of the XC87x package and reliability section.

### 5.1 Package Parameters

Table 56 provides the thermal characteristics of the package used in XC878 and XC874.

Table 50 Thermal Cha	lacterist	163	UT LITE F	achayes		
Parameter	Symbol		Lin	nit Values	Unit	Notes
			Min.	Max.	Max.	
PG-LQFP-64-4 (XC878)					L	
Thermal resistance junction case <sup>1)</sup>	R <sub>TJC</sub>	СС	-	13.8	K/W	-
Thermal resistance junction lead <sup>1)</sup>	$R_{\rm TJL}$ (	СС	-	34.6	K/W	-
PG-VQFN-48-22 (XC874)						
Thermal resistance junction case <sup>1)</sup>	R <sub>TJC</sub>	СС	-	16.6	K/W	-
Thermal resistance junction lead <sup>1)</sup>	$R_{\rm TJL}$ (	СС	-	30.7	K/W	-

#### Table 56 Thermal Characteristics of the Packages

1) The thermal resistances between the case and the ambient  $(R_{TCA})$ , the lead and the ambient  $(R_{TLA})$  are to be combined with the thermal resistances between the junction and the case  $(R_{TJC})$ , the junction and the lead  $(R_{TJL})$  given above, in order to calculate the total thermal resistance between the junction and the ambient  $(R_{TJA})$ . The thermal resistances between the case and the ambient  $(R_{TCA})$ , the lead and the ambient  $(R_{TLA})$ . The thermal resistances between the case and the ambient  $(R_{TCA})$ , the lead and the ambient  $(R_{TLA})$  depend on the external system (PCB, case) characteristics, and are under user responsibility.

The junction temperature can be calculated using the following equation:  $T_J = T_A + R_{TJA} \times P_D$ , where the  $R_{TJA}$  is the total thermal resistance between the junction and the ambient. This total junction ambient resistance  $R_{TJA}$  can be obtained from the upper four partial thermal resistances, by

a) simply adding only the two thermal resistances (junction lead and lead ambient), or

b) by taking all four resistances into account, depending on the precision needed.