

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XE

Product Status	Obsolete
Core Processor	XC800
Core Size	8-Bit
Speed	27MHz
Connectivity	LINbus, SPI, SSI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	40
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	3.25K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	PG-LQFP-64-4
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/sax-xc878l-16ffa-5v-aa

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



8-Bit

XC87xCLM

8-Bit Single-Chip Microcontroller

Data Sheet V1.5 2011-03

Microcontrollers



Summary of Features

Features: (continued)

- Power-on reset generation
- Brownout detection for core logic supply
- On-chip OSC and PLL for clock generation
 - Loss-of-Clock detection
- Power saving modes
 - slow-down mode
 - idle mode
 - power-down mode with wake-up capability via RXD or EXINT0¹⁾
 - clock gating control to each peripheral
 - Programmable 16-bit Watchdog Timer (WDT)
- Five ports

٠

- Up to 40 pins as digital I/O
- 8 dedicated analog inputs used as A/D converter input
- 8-channel, 10-bit ADC
- Four 16-bit timers
 - Timer 0 and Timer 1 (T0 and T1)
 - Timer 2 and Timer 21 (T2 and T21)
- Multiplication/Division Unit for arithmetic operations (MDU)
- CORDIC Coprocessor for computation of trigonometric, hyperbolic and linear functions
- MultiCAN with 2 nodes, 32 message objects
- Two Capture/compare units
 - Capture/compare unit 6 for PWM signal generation (CCU6)
 - Timer 2 Capture/compare unit for vaious digital signal generation (T2CCU)
- Two full-duplex serial interfaces (UART and UART1)
- Synchronous serial channel (SSC)
- On-chip debug support
 - 1 Kbyte of monitor ROM (part of the 8-Kbyte Boot ROM)
 - 64 bytes of monitor RAM
- Packages:
 - PG-LQFP-64
 - PG-VQFN-48
- Temperature range T_A :
 - SAF (-40 to 85 °C)
 - SAX (-40 to 105 °C)
 - SAK (-40 to 125 °C)

¹⁾ SAK product variant does not support power-down mode.



General Device Information

Symbol	Pin Number (LQFP-64 / VQFN-48)	Туре	Reset State	Function	
P0.3	63/1		Hi-Z	SCK_1 COUT63_1	SSC Clock Input/Output Output of Capture/Compare channel 3
				RXDO1_0 A17	UART1 Transmit Data Output Address Line 17 Output
P0.4	64/2		Hi-Z	MTSR_1	SSC Master Transmit Output/ Slave Receive Input
				CC62_1	Input/Output of Capture/Compare channel 2
				TXD1_0	UART1 Transmit Data Output/Clock Output
				A18	Address Line 18 Output
P0.5	1/3		Hi-Z	MRST_1	SSC Master Receive Input/Slave Transmit Output
				EXINT0_0	External Interrupt Input 0
				T2EX1_1	Timer 21 External Trigger Input
				RXD1_0	UART1 Receive Data Input
				00102_1	channel 2
				A19	Address Line 19 Output
P0.6	2/4		PU	T2CC4_1	Compare Output Channel 4
				WR	External Data Write Control Output
P0.7	62/48		PU	CLKOUT_1 T2CC5_1	Clock Output Compare Output Channel 5
				KD	External Data Read Control Output



General Device Information

Symbol	Pin Number (LQFP-64 / VQFN-48)	Туре	Reset State	Function	
P1.5	39/30		PU	CCPOS0_1 EXINT5_0 T1_1 MRST_2 EXF2_0 RXDO_0	CCU6 Hall Input 0 External Interrupt Input 5 Timer 1 Input SSC Master Receive Input/ Slave Transmit Output Timer 2 External Flag Output UART Transmit Data Output
P1.6	10/9		PU	CCPOS1_1 T12HR_0 EXINT6_0 RXDC0_2 T21_1	CCU6 Hall Input 1 CCU6 Timer 12 Hardware Run Input External Interrupt Input 6 MultiCAN Node 0 Receiver Input Timer 21 Input
P1.7	11/10		PU	CCPOS2_1 T13HR_0 T2_1 TXDC0_2	CCU6 Hall Input 2 CCU6 Timer 13 Hardware Run Input Timer 2 Input MultiCAN Node 0 Transmitter Output
				P1.5 and P1. select output	6 can be used as a software chip for the SSC.



General Device Information

Symbol	Pin Number (LQFP-64 / VQFN-48)	Туре	Reset State	Function	
P3.4	51/37		Hi-Z	CC62_0 RXDC0_1 T2EX1_0 T2CC3_1/ EXINT6_3 A14	Input/Output of Capture/Compare channel 2 MultiCAN Node 0 Receiver Input Timer 21 External Trigger Input External Interrupt Input 6/T2CCU Capture/Compare Channel 3 Address Line 14 Output
P3.5	52/38		Hi-Z	COUT62_0 EXF21_0 TXDC0_1 A15	Output of Capture/Compare channel 2 Timer 21 External Flag Output MultiCAN Node 0 Transmitter Output Address Line 15 Output
P3.6	41/32		PU	CTRAP_0	CCU6 Trap Input
P3.7	42/-		Hi-Z	EXINT4_0 COUT63_0 A16	External Interrupt Input 4 Output of Capture/Compare channel 3 Address Line 16 Output



General Device Information

Symbol	Pin Number (LQFP-64 / VQFN-48)	Туре	Reset State	Function	
P4.5	46/-		Hi-Z	CCPOS1_3 T1_0	CCU6 Hall Input 1 Timer 1 Input
					channel 1
				T2CC3_0/ EXINT6_2 D5	External Interrupt Input 6/T2CCU Capture/Compare Channel 3 Data Line 5 Input/Output
P4.6	47/-		Hi-Z	CCPOS2_3	CCU6 Hall Input 2
				12_0 CC62_2	Output of Capture/Compare
				T2CC4_0 D6	Compare Output Channel 4 Data Line 6 Input/Output
P4.7	48/-		Hi-Z	CTRAP_3 COUT62_2	CCU6 Trap Input Output of Capture/Compare channel 2
				T2CC5_0 D7	Compare Output Channel 5 Data Line 7 Input/Output



3 Functional Description

Chapter 3 provides an overview of the XC87x functional description.

3.1 **Processor Architecture**

The XC87x is based on a high-performance 8-bit Central Processing Unit (CPU) that is compatible with the standard 8051 processor. While the standard 8051 processor is designed around a 12-clock machine cycle, the XC87x CPU uses a 2-clock machine cycle. This allows fast access to ROM or RAM memories without wait state. The instruction set consists of 45% one-byte, 41% two-byte and 14% three-byte instructions.

The XC87x CPU provides a range of debugging features, including basic stop/start, single-step execution, breakpoint support and read/write access to the data memory, program memory and Special Function Registers (SFRs).

Figure 6 shows the CPU functional blocks.



Figure 6 CPU Block Diagram









Address Extension by Mapping



Table 5 CPU Registe	er Overview	(cont'd)
---------------------	-------------	----------

Addr	Register Name	Bit	7	6	5	4	3	2	1	0		
97 _H	MEXSP Reset: 7F _H	Bit Field	0				MXSP					
	Memory Extension Stack Pointer Register	Туре	r				rwh					
98 _H	SCON Reset: 00 _H	Bit Field	SM0	SM1	SM2	REN	TB8	RB8	TI	RI		
	Serial Channel Control Register	Туре	rw	rw	rw	rw	rw	rwh	rwh	rwh		
99 _H	SBUF Reset: 00 _H	Bit Field		VAL								
	Serial Data Buffer Register	Туре				rv	vh					
A2 _H	¹² H EO Reset: 00 _H Extended Operation Register			0		TRAP_ EN		0		DPSE L0		
		Туре		r		rw		r		rw		
A8 _H	IEN0 Reset: 00 _H	Bit Field	EA	0	ET2	ES	ET1	EX1	ET0	EX0		
	Interrupt Enable Register 0	Туре	rw	r	rw	rw	rw	rw	rw	rw		
B8 _H	IP Reset: 00 _H	Bit Field	0		PT2	PS	PT1	PX1	PT0	PX0		
	Interrupt Priority Register	Туре		r	rw	rw	rw	rw	rw	rw		
в9 _Н	9 _H IPH Reset: 00 _H	Bit Field	()	PT2H	PSH	PT1H	PX1H	PT0H	PX0H		
	Interrupt Priority High Register	Туре		r	rw	rw	rw	rw	rw	rw		
D0 _H	PSW Reset: 00 _H	Bit Field	CY	AC	F0	RS1	RS0	OV	F1	Р		
	Program Status Word Register	Туре	rwh	rwh	rw	rw	rw	rwh	rw	rh		
E0 _H	ACC Reset: 00 _H	Bit Field	ACC7	ACC6	ACC5	ACC4	ACC3	ACC2	ACC1	ACC0		
	Accumulator Register	Туре	rw	rw	rw	rw	rw	rw	rw	rw		
E8 _H	IEN1 Reset: 00 _H Interrupt Enable Register 1	Bit Field	ECCIP 3	ECCIP 2	ECCIP 1	ECCIP 0	EXM	EX2	ESSC	EADC		
		Туре	rw	rw	rw	rw	rw	rw	rw	rw		
F0 _H	B Reset: 00 _H	Bit Field	B7	B6	B5	B4	B3	B2	B1	B0		
	B Register	Туре	rw	rw	rw	rw	rw	rw	rw	rw		
F8 _H	IP1 Reset: 00 _H Interrupt Priority 1 Register	Bit Field	PCCIP 3	PCCIP 2	PCCIP 1	PCCIP 0	PXM	PX2	PSSC	PADC		
		Туре	rw	rw	rw	rw	rw	rw	rw	rw		
F9 _H	IPH1 Reset: 00 _H Interrupt Priority 1 High Register	Bit Field	PCCIP 3H	PCCIP 2H	PCCIP 1H	PCCIP 0H	PXMH	PX2H	PSSC H	PADC H		
		Туре	rw	rw	rw	rw	rw	rw	rw	rw		

3.2.4.2 MDU Registers

The MDU SFRs can be accessed in the mapped memory area (RMAP = 1).

Table 6MDU Register Overview

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
RMAP = 1										
во _Н	MDUSTAT Reset: 00 _H	Bit Field			0			BSY	IERR	IRDY
MDU Status Register		Туре			r		rh	rwh	rwh	



Table 12T2CCU Register Overview (cont'd)

Addr	Register Name	Bit	7	6	5	4	3	2	1	0	
RMAP =	0, PAGE 4										
C2 _H T2C0 T2C0 Time Regis	T2CCU_CCTDTCLReset: 00 _H	Bit Field	it Field DTM								
	Timer Dead-Time Control Register Low	Туре	rw								
C3 _H T2CCU_CCTDTCHR T2CCU Capture/Com Timer Dead-Time Co Register High	T2CCU_CCTDTCHReset: 00 _H T2CCU Capture/Compare	Bit Field	DTRE S	DTR2	DTR1	DTR0	DTLEV	DTE2	DTE1	DTE0	
	Timer Dead-Time Control Register High	Туре	rwh	rh	rh	rh	rw	rw	rw	rw	

3.2.4.9 Timer 21 Registers

The Timer 21 SFRs can be accessed in the mapped memory area (RMAP = 1).

Table 13T21 Register Overview

Addr	Register Name	Bit	7	6	5	4	3	2	1	0	
RMAP =	: 1										
c₀ _H	T21_T2CON Reset: 00 _H Timer 2 Control Register	Bit Field	TF2	TF2 EXF2 0		EXEN 2	TR2	C/T2	CP/ RL2		
		Туре	rwh	rwh	l	ſ	rw	rwh	rw	rw	
C1 _H	T21_T2MOD Reset: 00 _H Timer 2 Mode Register	Bit Field	T2RE GS	T2RH EN	EDGE SEL	PREN		T2PRE		DCEN	
		Туре	rw	rw	rw	rw	rw	rw	rw	rw	
C2 _H	C2 _H T21_RC2L Reset: 00 _H	Bit Field	RC2								
Timer 2 Reload/Captu Register Low	Timer 2 Reload/Capture Register Low	Туре	rwh								
C3 _H	T21_RC2H Reset: 00 _H	Bit Field	RC2								
	Timer 2 Reload/Capture Register High	Туре	rwh								
C4 _H	T21_T2L Reset: 00 _H	Bit Field				TH	L2				
	Timer 2 Register Low	Туре	rwh								
C5 _H	T21_T2H Reset: 00 _H	Bit Field				TH	L2				
	Timer 2 Register High	Туре	rwh								
C6 _H	T21_T2CON1 Reset: 03 _H Timer 2 Control Register 1	Bit Field	1 0 TF2EN					TF2EN	EXF2E N		
		Туре				r			rw	rw	



3.2.4.15 Flash Registers

The Flash SFRs can be accessed in the mapped memory area (RMAP = 1).

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
RMAP =	= 1									
D1 _H	FCON Reset: 10 _H P-Flash Control Register	Bit Field	0	FBSY	YE	1	NVST R	MAS1	ERAS E	PROG
		Туре	r	rh	rwh	r	rw	rw	rw	rw
D2 _H	EECON Reset: 10 _H D-Flash Control Register	Bit Field	0	EEBS Y	YE	1	NVST R	MAS1	ERAS E	PROG
		Туре	r	rh	rwh	r	rw	rw	rw	rw
D3 _H FCS Flash	FCS Reset: 80 _H Flash Control and Status	Bit Field	1	SBEIE	FTEN	0	EEDE RR	EESE RR	FDER R	FSER R
	Register	Туре	r	rw	rwh	r	rwh	rwh	rwh	rwh
D4 _H	FEAL Reset: 00 _H	Bit Field	d ECCEADDR							
	Flash Error Address Register, Low Byte	Туре	rh							
D5 _H	FEAH Reset: 00 _H	Bit Field	ECCEADDR							
	Flash Error Address Register, High Byte	Туре	rh							
D6 _H	FTVAL Reset: 78 _H	Bit Field	MODE				OFVAL			
	Flash Timer Value Register	Туре	rw				rw			
dd _H	FCS1 Reset: 00 _H Flash Control and Status	Bit Field				0				EEAB ORT
	Register 1	Туре				r				rwh

Table 19Flash Register Overview





Figure 17 Interrupt Request Sources (Part 5)



3.9 Power Saving Modes

The power saving modes of the XC87x provide flexible power consumption through a combination of techniques, including:

- Stopping the CPU clock
- Stopping the clocks of individual system components
- Reducing clock speed of some peripheral components
- Power-down of the entire system with fast restart capability

After a reset, the active mode (normal operating mode) is selected by default (see **Figure 23**) and the system runs in the main system clock frequency. From active mode, different power saving modes can be selected by software. They are:

- Idle mode
- Slow-down mode
- Power-down mode



Figure 23 Transition between Power Saving Modes

Note: SAK product variant does not support power-down mode.



3.10 Watchdog Timer

The Watchdog Timer (WDT) provides a highly reliable and secure way to detect and recover from software or hardware failures. The WDT is reset at a regular interval that is predefined by the user. The CPU must service the WDT within this interval to prevent the WDT from causing an XC87x system reset. Hence, routine service of the WDT confirms that the system is functioning properly. This ensures that an accidental malfunction of the XC87x will be aborted in a user-specified time period.

In debug mode, the WDT is default suspended and stops counting. Therefore, there is no need to refresh the WDT during debugging.

Features

- 16-bit Watchdog Timer
- Programmable reload value for upper 8 bits of timer
- Programmable window boundary
- Selectable input frequency of $f_{PCLK}/2$ or $f_{PCLK}/128$
- Time-out detection with NMI generation and reset prewarning activation (after which a system reset will be performed)

The WDT is a 16-bit timer incremented by a count rate of $f_{\rm PCLK}/2$ or $f_{\rm PCLK}/128$. This 16-bit timer is realized as two concatenated 8-bit timers. The upper 8 bits of the WDT can be preset to a user-programmable value via a watchdog service access in order to modify the watchdog expire time period. The lower 8 bits are reset on each service access. **Figure 24** shows the block diagram of the WDT unit.



Figure 24 WDT Block Diagram



3.11 Multiplication/Division Unit

The Multiplication/Division Unit (MDU) provides fast 16-bit multiplication, 16-bit and 32-bit division as well as shift and normalize features. It has been integrated to support the XC87x Core in real-time control applications, which require fast mathematical computations.

Features

- Fast signed/unsigned 16-bit multiplication
- Fast signed/unsigned 32-bit divide by 16-bit and 16-bit divide by 16-bit operations
- 32-bit unsigned normalize operation
- 32-bit arithmetic/logical shift operations

Table 29 specifies the number of clock cycles used for calculation in various operations.

Operation	Result	Remainder	No. of Clock Cycles used for calculation
Signed 32-bit/16-bit	32-bit	16-bit	33
Signed 16-bit/16bit	16-bit	16-bit	17
Signed 16-bit x 16-bit	32-bit	-	16
Unsigned 32-bit/16-bit	32-bit	16-bit	32
Unsigned 16-bit/16-bit	16-bit	16-bit	16
Unsigned 16-bit x 16-bit	32-bit	-	16
32-bit normalize	-	-	No. of shifts + 1 (Max. 32)
32-bit shift L/R	-	-	No. of shifts + 1 (Max. 32)

 Table 29
 MDU Operation Characteristics



3.19 Timer 2 Capture/Compare Unit

The T2CCU (Timer 2 Capture/Compare Unit) consists of the standard Timer 2 unit and a Capture/compare unit (CCU). The Capture/Compare Timer (CCT) is part of the CCU. Control is available in the T2CCU to select individually for each of its 16-bit capture/compare channel, either the Timer 2 or the Capture/Compare Timer (CCT) as the time base. Both timers have a resolution of 16 bits.The clock frequency of T2CCU, f_{T2CCU} , could be set at PCLK frequency or 2 times the PCLK frequency.

The T2CCU can be used for various digital signal generation and event capturing like pulse generation, pulse width modulation, pulse width measuring etc. Target applications include various automotive control as well as industrial (frequency generation, digital-to-analog conversion, process control etc.).

T2CCU Features

- Option to select individually for each channel, either Timer 2 or Capture/Compare Timer as time base
- Extremely flexible Capture/Compare Timer count rate by cascading with Timer 2
- Capture/Compare Timer may be 'reset' immediately by triggering overflow event
- 16-bit resolution
- Six compare channels in total
- Four capture channels multiplexed with the compare channels, in total
- · Shadow register for each compare register
 - Transfer via software control or on timer overflow.
- Compare Mode 0: Compare output signal changes from the inactive level to active level on compare match. Returns to inactive level on timer overflow.
 - Active level can be defined by register bit for channel groups A and B.
 - Support of 0% to 100% duty cycle in compare mode 0.
- Compare Mode 1: Full control of the software on the compare output signal level, for the next compare match.
- Concurrent Compare Mode with channel 0
- Capture Mode 0: Capture on any external event (rising/falling/both edge) at the 4 pins T2CC0 to T2CC3.
- Capture Mode 1: Capture upon writing to the low byte of the corresponding channel capture register.
- Capture mode 0 or 1 can be established independently on the 4 capture channels.



Electrical Parameters

4.2.3 ADC Characteristics

The values in the table below are given for an analog power supply between 4.5 V to 5.5 V. The ADC can be used with an analog power supply down to 3 V. But in this case, the analog parameters may show a reduced performance. All ground pins ($V_{\rm SS}$) must be externally connected to one single star point in the system. The voltage difference between the ground pins must not exceed 200mV.

Parameter	Symbol		Lir	nit Valı	ues	Unit	Test Conditions/
			min.	typ.	max.		Remarks
Analog reference voltage	V _{AREF}	SR	V _{AGND} + 1	V_{DDP}	V _{DDP} + 0.05	V	1)
Analog reference ground	V_{AGND}	SR	V _{SS} - 0.05	V_{SS}	V _{AREF} - 1	V	1)
Analog input voltage range	V_{AIN}	SR	V_{AGND}	Ι	V_{AREF}	V	
ADC clocks	$f_{\sf ADC}$		-	24	-	MHz	module clock ¹⁾
	f _{adci}		_	-	14 ²⁾	MHz	internal analog clock ¹⁾ See Figure 31
Sample time	t _S	СС	(2 + IN <i>t</i> _{ADCI}	PCR0.	STC) ×	μS	1)
Conversion time	t _C	CC	See Section 4.2.3.1			μS	1)
Differential Nonlinearity	$ EA_{DNL} $	CC	_	_	1.5	LSB	10-bit conversion
Integral Nonlinearity	$ EA_{INL} $	CC	_	_	2	LSB	10-bit conversion
Offset	$ EA_{OFF} $	CC	-	-	3	LSB	10-bit conversion
Gain	$ EA_{GAIN} $	CC	-	-	2.5	LSB	10-bit conversion
Switched capacitance at the reference voltage input	C _{AREFSW}	CC	_	10	14	pF	1)3)
Switched capacitance at the analog voltage inputs	C _{AINSW}	CC	-	4	5	pF	1)4)

Table 42ADC Characteristics (Operating Conditions apply; V_{DDP} = 5V Range)



Electrical Parameters

4.2.4 **Power Supply Current**

Table 43, **Table 44**, **Table 45** and **Table 46** provide the characteristics of the power supply current in the XC87x.

Table 43Power Supply Current Parameters (Operating Conditions apply; V_{DDP} = 5V range)

	Symbol	Limit	Values	Unit	Tost Conditions	
Falameter	Symbol	Liiiit	values	Unit	Test conditions	
		typ. ¹⁾	max. ²⁾			
$V_{\rm DDP}$ = 5V Range						
Active Mode	I _{DDP}	37.5	45	mA	³⁾ SAF and SAX variants	
		40.5	48	mA	³⁾ SAK variant	
Idle Mode	I _{DDP}	29.2	35	mA	⁴⁾ SAF and SAX variants	
		32.2	38	mA	⁴⁾ SAK variant	
Active Mode with slow-	I _{DDP}	10	15	mA	⁵⁾ SAF and SAX variants	
down enabled		13	18	mA	⁵⁾ SAK variant	
Idle Mode with slow-	I _{DDP}	9.2	14	mA	⁶⁾ SAF and SAX variants	
down enabled		12.2	17	mA	6) SAK variant	

1) The typical I_{DDP} values are based on preliminary measurements and are to be used as reference only. These values are periodically measured at T_{A} = + 25 °C and V_{DDP} = 5.0 V.

2) The maximum I_{DDP} values are measured under worst case conditions (T_{A} = + 105 °C and V_{DDP} = 5.5 V).

3) I_{DDP} (active mode) is measured with: CPU clock and input clock to all peripherals running at 24 MHz with onchip oscillator of 4 MHz, RESET = V_{DDP} ; all other pins are disconnected, no load on ports.

4) I_{DDP} (idle mode) is measured with: CPU clock disabled, watchdog timer disabled, input clock to all peripherals enabled and running at 24 MHz, RESET = V_{DDP} ; all other pins are disconnected, no load on ports.

5) I_{DDP} (active mode with slow-down mode) is measured with: CPU clock and input clock to all peripherals running at 1 MHz by setting CLKREL in CMCON to 1000_{B} , $\overline{\text{RESET}} = V_{\text{DDP}}$; all other pins are disconnected, no load on ports.

6) I_{DDP} (idle mode with slow-down mode) is measured with: CPU clock disabled, watchdog timer disabled, input clock to all peripherals enabled and running at 1 MHz by setting CLKREL in CMCON to 1000_B, RESET = V_{DDP} ; all other pins are disconnected, no load on ports.



Electrical Parameters

4.3.8 SSC Master Mode Timing

Table 55 provides the characteristics of the SSC timing in the XC87x.

Table 55	SSC Master Mode Timing (Operating Conditions apply; CL = 50 pF)
----------	---

Parameter	Syn	nbol	Limit	Values	Unit	Test Conditions
			min.	max.		
SCLK clock period	<i>t</i> ₀	CC	2*T _{SSC}	_	ns	1)2)
MTSR delay from SCLK	<i>t</i> ₁	CC	0	5	ns	2)
MRST setup to SCLK	<i>t</i> ₂	SR	13	-	ns	2)
MRST hold from SCLK	<i>t</i> ₃	SR	0	-	ns	2)

1) $T_{SSCmin} = T_{CPU} = 1/f_{CPU}$. When $f_{CPU} = 24$ MHz, $t_0 = 83.3$ ns. T_{CPU} is the CPU clock period.

2) 1Not all parameters are 100% tested, but are verified by design/characterization and test correlation.



Figure 46 SSC Master Mode Timing



Package and Quality Declaration

5 Package and Quality Declaration

Chapter 5 provides the information of the XC87x package and reliability section.

5.1 Package Parameters

Table 56 provides the thermal characteristics of the package used in XC878 and XC874.

Table 50 Thermal Cha	lacterist	163	UT LITE F	achayes		
Parameter	Symbol		Lin	nit Values	Unit	Notes
			Min. Max.			
PG-LQFP-64-4 (XC878)					L	
Thermal resistance junction case ¹⁾	R _{TJC}	СС	-	13.8	K/W	-
Thermal resistance junction lead ¹⁾	$R_{\rm TJL}$ (СС	-	34.6	K/W	-
PG-VQFN-48-22 (XC874)						
Thermal resistance junction case ¹⁾	R _{TJC}	СС	-	16.6	K/W	-
Thermal resistance junction lead ¹⁾	$R_{\rm TJL}$ (СС	-	30.7	K/W	-

Table 56 Thermal Characteristics of the Packages

1) The thermal resistances between the case and the ambient (R_{TCA}) , the lead and the ambient (R_{TLA}) are to be combined with the thermal resistances between the junction and the case (R_{TJC}) , the junction and the lead (R_{TJL}) given above, in order to calculate the total thermal resistance between the junction and the ambient (R_{TJA}) . The thermal resistances between the case and the ambient (R_{TCA}) , the lead and the ambient (R_{TLA}) . The thermal resistances between the case and the ambient (R_{TCA}) , the lead and the ambient (R_{TLA}) depend on the external system (PCB, case) characteristics, and are under user responsibility.

The junction temperature can be calculated using the following equation: $T_J = T_A + R_{TJA} \times P_D$, where the R_{TJA} is the total thermal resistance between the junction and the ambient. This total junction ambient resistance R_{TJA} can be obtained from the upper four partial thermal resistances, by

a) simply adding only the two thermal resistances (junction lead and lead ambient), or

b) by taking all four resistances into account, depending on the precision needed.