

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Product Status	Obsolete
Core Processor	XC800
Core Size	8-Bit
Speed	27MHz
Connectivity	SPI, SSI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	40
Program Memory Size	52KB (52K x 8)
Program Memory Type	FLASH
EEPROM Size	<u> </u>
RAM Size	3.25K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	PG-LQFP-64-4
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/xc87813ffi5vacfxuma1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Table of Contents

Table of Contents

1	Summary of Features	1
2 2.1 2.2 2.3 2.4	General Device Information Block Diagram Logic Symbol Pin Configuration Pin Definitions and Functions	6 7 8
3	Functional Description	21
3.1	Processor Architecture	21
3.2	Memory Organization	22
3.2.1	Memory Protection Strategy 2	
3.2.1.1	Flash Memory Protection	
3.2.2	Special Function Register	
3.2.2.1	Address Extension by Mapping 2	
3.2.2.2	Address Extension by Paging 2	
3.2.3	Bit Protection Scheme	
3.2.3.1	Password Register	33
3.2.4	XC87x Register Overview	
3.2.4.1	CPU Registers	34
3.2.4.2	MDU Registers	35
3.2.4.3	CORDIC Registers	36
3.2.4.4	System Control Registers 3	37
3.2.4.5	WDT Registers	10
3.2.4.6	Port Registers 4	10
3.2.4.7	ADC Registers 4	13
3.2.4.8	Timer 2 Compare/Capture Unit Registers 4	17
3.2.4.9	Timer 21 Registers 4	19
3.2.4.10	CCU6 Registers 5	50
3.2.4.11	UART1 Registers	54
3.2.4.12	SSC Registers 5	54
3.2.4.13	MultiCAN Registers 5	55
3.2.4.14	OCDS Registers 5	55
3.2.4.15	Flash Registers 5	57
3.3	Flash Memory	58
3.3.1	0	60
3.4		51
3.4.1		51
3.4.2		67
3.4.3		<u>5</u> 9
3.5		70
3.6	Power Supply System with Embedded Voltage Regulator	'2



General Device Information

2.2 Logic Symbol

The logic symbols of the XC878 and XC874 are shown in Figure 3.




Figure 3 XC878 and XC874 Logic Symbol



3 Functional Description

Chapter 3 provides an overview of the XC87x functional description.

3.1 **Processor Architecture**

The XC87x is based on a high-performance 8-bit Central Processing Unit (CPU) that is compatible with the standard 8051 processor. While the standard 8051 processor is designed around a 12-clock machine cycle, the XC87x CPU uses a 2-clock machine cycle. This allows fast access to ROM or RAM memories without wait state. The instruction set consists of 45% one-byte, 41% two-byte and 14% three-byte instructions.

The XC87x CPU provides a range of debugging features, including basic stop/start, single-step execution, breakpoint support and read/write access to the data memory, program memory and Special Function Registers (SFRs).

Figure 6 shows the CPU functional blocks.




Figure 6 CPU Block Diagram



3.2.2 Special Function Register


The Special Function Registers (SFRs) occupy direct internal data memory space in the range 80_{H} to FF_H. All registers, except the program counter, reside in the SFR area. The SFRs include pointers and registers that provide an interface between the CPU and the on-chip peripherals. As the 128-SFR range is less than the total number of registers required, address extension mechanisms are required to increase the number of addressable SFRs. The address extension mechanisms include:

- Mapping
- Paging


3.2.2.1 Address Extension by Mapping

Address extension is performed at the system level by mapping. The SFR area is extended into two portions: the standard (non-mapped) SFR area and the mapped SFR area. Each portion supports the same address range 80_H to FF_H, bringing the number of addressable SFRs to 256. The extended address range is not directly controlled by the CPU instruction itself, but is derived from bit RMAP in the system control register SYSCON0 at address $8F_H$. To access SFRs in the mapped area, bit RMAP in SFR SYSCON0 must be set. Alternatively, the SFRs in the standard area can be accessed by clearing bit RMAP. The SFR area can be selected as shown in **Figure 9**.

As long as bit RMAP is set, the mapped SFR area can be accessed. This bit is not cleared automatically by hardware. Thus, before standard/mapped registers are accessed, bit RMAP must be cleared/set, respectively, by software.









Address Extension by Mapping



3.2.3.1 Password Register

PASSWD

Password	Register					Reset	Value: 07 _H
7	6	5	4	3	2	1	0
	I	PASS		1	PROTECT _S	МС	DDE
L		W	I	I	rh	r	W

Field	Bits	Туре	Description
MODE	[1:0]	rw	 Bit Protection Scheme Control Bits 00 Scheme disabled - direct access to the protected bits is allowed. 11 Scheme enabled - the bit field PASS has to be written with the passwords to open and close the access to protected bits. (default) Others:Scheme Enabled. These two bits cannot be written directly. To change the value between 11_B and 00_B, the bit field PASS must be written with 11000_B; only then, will the MODE[1:0] be registered.
PROTECT_S	2	rh	 Bit Protection Signal Status Bit This bit shows the status of the protection. 0 Software is able to write to all protected bits. 1 Software is unable to write to any protected bits.
PASS	[7:3]	w	Password BitsThe Bit Protection Scheme only recognizes threepatterns. 11000_B Enables writing of the bit field MODE. 10011_B Opens access to writing of all protected bits. 10101_B Closes access to writing of all protected bits



3.2.4.5 WDT Registers

The WDT SFRs can be accessed in the mapped memory area (RMAP = 1).

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
RMAP =	= 1					•	•			
вв _Н	H WDTCON Reset: 00 _H Watchdog Timer Control			0	WINB EN	WDTP R	0	WDTE N	WDTR S	WDTI N
	Register	Туре		r	rw	rh	r	rw	rwh	rw
вс _Н	CH WDTREL Reset: 00 _H Watchdog Timer Reload Register		WDTREL							
			rw							
вd _Н	WDTWINB Reset: 00 _H	Bit Field	WDTWINB							
	Watchdog Window-Boundary Count Register	Туре				r	w			
BE _H	WDTL Reset: 00 _H	Bit Field	WDT							
	Watchdog Timer Register Low		rh							
bf _h	WDTH Reset: 00 _H	Bit Field				W	DT			
	Watchdog Timer Register High	Туре				r	h			

Table 9WDT Register Overview

3.2.4.6 Port Registers

The Port SFRs can be accessed in the standard memory area (RMAP = 0).

Table 10Port Register Overview

Addr	Register Name	Bit	7	6	5	4	3	2	1	0	
RMAP =	= 0										
B2 _H	PORT_PAGE Reset: 00 _H	Bit Field	C)P	ST	NR	0		PAGE		
	Page Register	Туре	Ņ	N	١	N	r		rwh		
RMAP =	= 0, PAGE 0	-									
80 _H	P0_DATA Reset: 00 _H	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0	
P0 Data Register	P0 Data Register	Туре	rwh	rwh							
86 _H	P0_DIR Reset: 00 _H	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0	
	P0 Direction Register	Туре	rw	rw							
90 _H	P1_DATA Reset: 00 _H	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0	
	P1 Data Register	Туре	rwh	rwh							
91 _H	P1_DIR Reset: 00 _H	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0	
	P1 Direction Register	Туре	rw	rw							
92 _H	P5_DATA Reset: 00 _H	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0	
	P5 Data Register	Туре	rwh	rwh							
93 _H P5_DIR P5 Direction Regis		Bit Field	P7	P6	P5	P4	P3	P2	P1	P0	
	P5 Direction Register	Туре	rw	rw							



Table 14CCU6 Register Overview (cont'd)

Addr	Register Name	Bit	7	6	5	4	3	2	1	0	
FD _H	H CCU6_MODCTRH Reset: 00 _H Modulation Control Register High		ECT1 3O	0	T13MODEN						
			rw	r			r	w			
FE _H	CCU6_TRPCTRL Reset: 00 _H Trap Control Register Low	Bit Field			0			TRPM 2	TRPM 1	TRPM 0	
		Туре			r			rw	rw	rw	
FF _H	CCU6_TRPCTRH Reset: 00 _H Trap Control Register High	Bit Field	TRPP EN	TRPE N13			TRI	PEN			
		Туре	rw	rw			r	w			
RMAP =	0, PAGE 3	1			1						
9A _H	CCU6_MCMOUTL Reset: 00 _H	Bit Field	0	R			MC	MP			
	Multi-Channel Mode Output Register Low	Туре	r	rh			r	h			
9B _H	CCU6_MCMOUTH Reset: 00 _H	Bit Field	(C		CURH			EXPH		
	Multi-Channel Mode Output Register High	Туре		r		rh			rh		
9CH	CCU6_ISL Reset: 00 _H Capture/Compare Interrupt Status	Bit Field	T12 PM	T12 OM	ICC62 F	ICC62 R	ICC61 F	ICC61 R	ICC60 F	ICC60 R	
	Register Low	Туре	rh	rh	rh	rh	rh	rh	rh	rh	
9D _H	CCU6_ISH Reset: 00 _H Capture/Compare Interrupt Status	Bit Field	STR	IDLE	WHE	CHE	TRPS	TRPF	T13 PM	T13 CM	
	Register High	Туре	rh	rh	rh	rh	rh	rh	rh	rh	
9E _H	CCU6_PISEL0L Reset: 00 _H	Bit Field	IST	RP	ISCC62 ISC		C61 ISCC		C60		
	Port Input Select Register 0 Low	Туре	r	w	rw r		r	rw rv		N	
9F _H	CCU6_PISEL0H Reset: 00 _H Port Input Select Register 0 High	Bit Field	IST1	2HR	ISPOS2 ISF		ISP	POS1 ISP		OS0	
		Туре	r	W	rw i			rw rw		N	
A4 _H	CCU6_PISEL2 Reset: 00 _H Port Input Select Register 2	Bit Field				0			IST1	IST13HR	
		Туре				r		rw			
FA _H	CCU6_T12LReset: 00 _H Timer T12 Counter Register Low	Bit Field		T12CVL							
	_	Туре									
FB _H	CCU6_T12H Reset: 00 _H Timer T12 Counter Register High	Bit Field				T12	CVH				
		Туре	rwh								
FC _H	CCU6_T13L Reset: 00 _H Timer T13 Counter Register Low	Bit Field				T13	CVL				
		Туре				rv	vh				
FD _H	CCU6_T13H Reset: 00 _H Timer T13 Counter Register High	Bit Field				T13	CVH				
		Туре					vh				
FE _H	CCU6_CMPSTATL Reset: 00 _H Compare State Register Low	Bit Field	0	CC63 ST	CC POS2	CC POS1	CC POS0	CC62 ST	CC61 ST	CC60 ST	
		Туре	r	rh	rh	rh	rh	rh	rh	rh	
FF _H	CCU6_CMPSTATH Reset: 00 _H Compare State Register High	Bit Field	T13IM	COUT 63PS	COUT 62PS	CC62 PS	COUT 61PS	CC61 PS	COUT 60PS	CC60 PS	
		Туре	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	






Figure 18 shows the structure of a bidirectional port pin.

Figure 18 General Structure of Bidirectional Port



For power saving purposes, the clocks may be disabled or slowed down according to **Table 27**.

Table 27System frequency (f_{sys} = 144 MHz)

Power Saving Mode	Action
Idle	Clock to the CPU is disabled.
Slow-down	Clocks to the CPU and all the peripherals are divided by a common programmable factor defined by bit field CMCON.CLKREL.
Power-down ¹⁾	Oscillator and PLL are switched off.

1) SAK product variant does not support power-down mode.



3.15 LIN Protocol

The UART module can be used to support the Local Interconnect Network (LIN) protocol for both master and slave operations. The LIN baud rate detection feature, which consists of the hardware logic for Break and Synch Byte detection, provides the capability to detect the baud rate within LIN protocol using Timer 2. This allows the UART to be synchronized to the LIN baud rate for data transmission and reception.

Note: The LIN baud rate detection feature is available for use only with UART. To use UART1 for LIN communication, software has to be implemented to detect the Break and Synch Byte.

LIN is a holistic communication concept for local interconnected networks in vehicles. The communication is based on the SCI (UART) data format, a single-master/multipleslave concept, a clock synchronization for nodes without stabilized time base. An attractive feature of LIN is self-synchronization of the slave nodes without a crystal or ceramic resonator, which significantly reduces the cost of hardware platform. Hence, the baud rate must be calculated and returned with every message frame.

The structure of a LIN frame is shown in Figure 27. The frame consists of the:

- Header, which comprises a Break (13-bit time low), Synch Byte (55_H), and ID field
- Response time
- Data bytes (according to UART protocol)
- Checksum




Figure 27 Structure of LIN Frame

3.15.1 LIN Header Transmission

LIN header transmission is only applicable in master mode. In the LIN communication, a master task decides when and which frame is to be transferred on the bus. It also identifies a slave task to provide the data transported by each frame. The information



3.22 Analog-to-Digital Converter

The XC87x includes a high-performance 10-bit Analog-to-Digital Converter (ADC) with eight multiplexed analog input channels. The ADC uses a successive approximation technique to convert the analog voltage levels from up to eight different sources. The analog input channels of the ADC are available at AN0 - AN7.

Features

- Successive approximation
- 8-bit or 10-bit resolution
- Eight analog channels
- Four independent result registers
- Result data protection for slow CPU access (wait-for-read mode)
- Single conversion mode
- Autoscan functionality
- Limit checking for conversion results
- Data reduction filter (accumulation of up to 2 conversion results)
- Two independent conversion request sources with programmable priority
- · Selectable conversion request trigger
- Flexible interrupt generation with configurable service nodes
- Programmable sample time
- Programmable clock divider
- · Cancel/restart feature for running conversions
- Integrated sample and hold circuitry
- Compensation of offset errors
- Low power modes

3.22.1 ADC Clocking Scheme

A common module clock f_{ADC} generates the various clock signals used by the analog and digital parts of the ADC module:

- f_{ADCA} is input clock for the analog part.
- f_{ADCI} is internal clock for the analog part (defines the time base for conversion length and the sample time). This clock is generated internally in the analog part, based on the input clock f_{ADCA} to generate a correct duty cycle for the analog components.
- f_{ADCD} is input clock for the digital part.

Figure 31 shows the clocking scheme of the ADC module. The prescaler ratio is selected by bit field CTC in register GLOBCTR. A prescaling ratio of 32 can be selected when the maximum performance of the ADC is not required.



3.23 On-Chip Debug Support

The On-Chip Debug Support (OCDS) provides the basic functionality required for the software development and debugging of XC800-based systems.

The OCDS design is based on these principles:

- Use the built-in debug functionality of the XC800 Core
- · Add a minimum of hardware overhead
- Provide support for most of the operations by a Monitor Program
- Use standard interfaces to communicate with the Host (a Debugger)

Features

- Set breakpoints on instruction address and on address range within the Program Memory
- Set breakpoints on internal RAM address range
- Support unlimited software breakpoints in Flash/RAM code region
- Process external breaks via JTAG and upon activating a dedicated pin
- Step through the program code

The OCDS functional blocks are shown in **Figure 33**. The Monitor Mode Control (MMC) block at the center of OCDS system brings together control signals and supports the overall functionality. The MMC communicates with the XC800 Core, primarily via the Debug Interface, and also receives reset and clock signals.

After processing memory address and control signals from the core, the MMC provides proper access to the dedicated extra-memories: a Monitor ROM (holding the code) and a Monitor RAM (for work-data and Monitor-stack).

The OCDS system is accessed through the JTAG¹⁾, which is an interface dedicated exclusively for testing and debugging activities and is not normally used in an application. The dedicated MBC pin is used for external configuration and debugging control.

Note: All the debug functionality described here can normally be used only after XC87x has been started in OCDS mode.

¹⁾ The pins of the JTAG port can be assigned to either the primary port (Port 0) or either of the secondary ports (Ports 1 and 2/Port 5).

User must set the JTAG pins (TCK and TDI) as input during connection with the OCDS system.



Table 37	Chip Identification Number (cont'd)
----------	-------------------------------------

Product Variant	Chip Identification Number
	AC-step
XC874CM-13FV 5V	4B590402 _H
XC874LM-13FV 5V	4B510422 _H
XC874-13FV 5V	4B590462 _H



4 Electrical Parameters

Chapter 4 provides the characteristics of the electrical parameters which are implementation-specific for the XC87x.

4.1 General Parameters

The general parameters are described here to aid the users in interpreting the parameters mainly in **Section 4.2** and **Section 4.3**.

4.1.1 Parameter Interpretation

The parameters listed in this section represent partly the characteristics of the XC87x and partly its requirements on the system. To aid interpreting the parameters easily when evaluating them for a design, they are indicated by the abbreviations in the "Symbol" column:

• CC

These parameters indicate **C**ontroller **C**haracteristics, which are distinctive features of the XC87x and must be regarded for a system design.

• SR

These parameters indicate **S**ystem **R**equirements, which must be provided by the microcontroller system in which the XC87x is designed in.



4.1.3 Operating Conditions

The following operating conditions must not be exceeded in order to ensure correct operation of the XC87x. All parameters mentioned in the following table refer to these operating conditions, unless otherwise noted.

Table 39	Operating	Condition	Parameters
----------	-----------	-----------	------------

Parameter	Symbol	Limit Values		Unit	Notes/	
		min.	max.		Conditions	
Digital power supply voltage	V_{DDP}	4.5	5.5	V	5V Device	
Digital power supply voltage	V _{DDP}	3.0	3.6	V	3.3V Device	
Digital ground voltage	V _{SS}	0		V		
CPU Clock Frequency ¹⁾	f _{cclk}		26.67 ²⁾	MHz		
Ambient temperature	T _A	-40	85	°C	SAF-XC878/874	
		-40	105	°C	SAX-XC878	
		-40	125	°C	SAK-XC878/874	

1) f_{CCLK} is the input frequency to the XC800 core. Please refer to Figure 22 for detailed description.

2)Default setting of f_{CCLK} upon reset is 24 MHz.



4.2.3 ADC Characteristics

The values in the table below are given for an analog power supply between 4.5 V to 5.5 V. The ADC can be used with an analog power supply down to 3 V. But in this case, the analog parameters may show a reduced performance. All ground pins ($V_{\rm SS}$) must be externally connected to one single star point in the system. The voltage difference between the ground pins must not exceed 200mV.

Parameter	Symbol		Lir	nit Val	ues	Unit	Test Conditions/
			min. typ. r		max.		Remarks
Analog reference voltage	V _{AREF}	SR	V _{AGND} + 1	V _{DDP}	V _{DDP} + 0.05	V	1)
Analog reference ground	V _{AGND}	SR	V _{SS} - 0.05	V _{SS}	V _{AREF} - 1	V	1)
Analog input voltage range	V _{AIN}	SR	V_{AGND}	-	V _{AREF}	V	
ADC clocks	$f_{\rm ADC}$		-	24	-	MHz	module clock ¹⁾
	f _{adci}		_	-	14 ²⁾	MHz	internal analog clock ¹⁾ See Figure 31
Sample time	t _S	CC	(2 + INPCR0.STC) × t_{ADCI}		μS	1)	
Conversion time	t _C	CC	See S	ection	4.2.3.1	μs	1)
Differential Nonlinearity	EA _{DNL}	CC	-	-	1.5	LSB	10-bit conversion
Integral Nonlinearity	EA _{INL}	CC	-	-	2	LSB	10-bit conversion
Offset	$ EA_{OFF} $	CC	-	_	3	LSB	10-bit conversion
Gain	$ EA_{GAIN} $	CC	-	-	2.5	LSB	10-bit conversion
Switched capacitance at the reference voltage input	C _{AREFSW}	CC	_	10	14	pF	1)3)
Switched capacitance at the analog voltage inputs	C _{AINSW}	CC	_	4	5	pF	1)4)

Table 42ADC Characteristics (Operating Conditions apply; V_{DDP} = 5V Range)



Table 45Power Supply Current Parameters¹⁾ (Operating Conditions apply; $V_{\text{DDP}} = 3.3V$ range)

Parameter	Symbol	Limit	Values	Unit	Test
		typ. ²⁾	typ. ²⁾ max. ³⁾		Conditions
V_{DDP} = 3.3V Range					
Active Mode	I _{DDP}	35.4	43	mA	4)
Idle Mode	I _{DDP}	27.6	33	mA	5)
Active Mode with slow-down enabled	I _{DDP}	8.6	13	mA	6)
Idle Mode with slow-down enabled	I _{DDP}	8	12	mA	7)

1) The table is only applicable to SAF and SAX variants.

2) The typical I_{DDP} values are based on preliminary measurements and are to be used as reference only. These values are periodically measured at T_{A} = + 25 °C and V_{DDP} = 3.3 V.

3) The maximum I_{DDP} values are measured under worst case conditions (T_{A} = + 105 °C and V_{DDP} = 3.6 V).

4) I_{DDP} (active mode) is measured with: CPU clock and input clock to all peripherals running at 24 MHz with onchip oscillator of 4 MHz, RESET = V_{DDP} ; all other pins are disconnected, no load on ports.

5) I_{DDP} (idle mode) is measured with: CPU clock disabled, watchdog timer disabled, input clock to all peripherals enabled and running at 24 MHz, RESET = V_{DDP} ; all other pins are disconnected, no load on ports.

- 6) I_{DDP} (active mode with slow-down mode) is measured with: CPU clock and input clock to all peripherals running at 1 MHz by setting CLKREL in CMCON to 1000_{B} , $\overline{\text{RESET}} = V_{\text{DDP}}$; all other pins are disconnected, no load on ports.
- 7) I_{DDP} (idle mode with slow-down mode) is measured with: CPU clock disabled, watchdog timer disabled, input clock to all peripherals enabled and running at 1 MHz by setting CLKREL in CMCON to 1000_{B} , RESET = V_{DDP} ; all other pins are disconnected, no load on ports.



4.3.3 Power-on Reset and PLL Timing

Table 48 provides the characteristics of the power-on reset and PLL timing in the XC87x.

Table 48 Power-On Reset and PLL Timing (Operating Conditions apply)

Parameter	Symbol		Lir	nit Va	lues	Unit	Test Conditions
			min.	typ.	max.	-	
On-Chip Oscillator start-up time	t _{OSCST}	CC	-	-	500	ns	1)
PLL lock-in in time	<i>t</i> _{LOCK}	CC	-	_	200	μS	1)
PLL accumulated jitter	D _P		_	_	1.8	ns	1)2)

1) Not all parameters are 100% tested, but are verified by design/characterization and test correlation.

2) PLL lock at 144 MHz using a 4 MHz external oscillator. The PLL Divider settings are K = 2, N = 72 and P = 1.




Figure 40 Power-on Reset Timing



4.3.4 On-Chip Oscillator Characteristics

Table 49 provides the characteristics of the on-chip oscillator in the XC87x.

Table 49	On-chip Oscillator Characteristics (Operating Conditions apply)
----------	---

Parameter	Symbol		Limit Values			Unit	Test Conditions
			min.	typ.	max.		
Nominal frequency	f _{nom}	CC	3.88	4	4.12	MHz	under nominal conditions ¹⁾ after IFX-backend trimming
Long term frequency deviation	Δf _{LT}	CC	-5	_	5	%	with respect to f_{NOM} , over lifetime and temperature (-40°C to 105°C), for one given device after trimming
Short term frequency deviation	$\Delta f_{\rm ST}$	CC	-1.0	-	1.0	%	within one LIN message (<10 ms 100 ms)

1) Nominal condition: V_{DDC} = 2.5 V, T_{A} = + 25°C.