

#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

#### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in


#### Details

-XF

Product Status	Obsolete
Core Processor	80C88
Number of Cores/Bus Width	1 Core, 16-Bit
Speed	5MHz
Co-Processors/DSP	-
RAM Controllers	-
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	-
SATA	-
USB	-
Voltage - I/O	5.0V
Operating Temperature	0°C ~ 70°C (TA)
Security Features	-
Package / Case	40-DIP (0.600", 15.24mm)
Supplier Device Package	40-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/cp80c88z

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



All memory references are made relative to base addresses contained in high speed segment registers. The segment types were chosen based on the addressing needs of programs. The segment register to be selected is automatically chosen according to specific rules as shown in Table1. All information in one segment type share the same logical attributes (e.g., code or data). By structuring memory into relocatable areas of similar characteristics and by automatically selecting segment registers, programs are shorter, faster, and more structured.

TABLE 1.

MEMORY REFERENCE NEED	SEGMENT REGISTER USED	SEGMENT SELECTION RULE
Instructions	CODE (CS)	Automatic with all instruction prefetch.
Stack	STACK (SS)	All stack pushes and pops. Memory references relative to BP base register except data references.
Local Data	DATA (DS)	Data references when: relative to stack, destination of string operation, or explicitly overridden.
External Data (Global)	EXTRA (ES)	Destination of string operations: Explicitly selected using a segment override.

Word (16-bit) operands can be located on even or odd address boundaries. For address and data operands, the least significant byte of the word is stored in the lower valued address location and the most significant byte in the next higher address location.

The BIU will automatically execute two fetch or write cycles for 16-bit operands.

Certain locations in memory are reserved for specific CPU operations. (See Figure 2). Locations from addresses FFFF0H through FFFFFH are reserved for operations including a jump to initial system initialization routine. Following RESET, the CPU will always begin execution at location FFFF0H where the jump must be located. Locations 00000H through 003FFH are reserved for interrupt operations. Each of the 256 possible interrupt service routines is accessed through its own pair of 16-bit pointers segment address pointer and offset address pointer. The first pointer, used as the offset address, is loaded into the IP, and the second pointer, which designates the base address, is loaded into the CS. At this point program control is transferred to the interrupt routine. The pointer elements are assumed to have been stored at their respective places in reserved memory prior to the occurrence of interrupts.

#### Minimum and Maximum Modes

The requirements for supporting minimum and maximum 80C88 systems are sufficiently different that they cannot be done efficiently with 40 uniquely defined pins. Consequently, the 80C88 is equipped with a strap pin (MN/MX) which defines the system configuration. The definition of a certain subset of the pins changes, dependent on the condition of the strap pin. When the MN/MX pin is strapped to GND, the 80C88 defines pins 24 through 31 and 34 in maximum mode. When the MN/MX pins is strapped to V<sub>CC</sub>, the 80C88 generates bus control signals itself on pins 24 through 31 and 34.

The minimum mode 80C88 can be used with either a muliplexed or demultiplexed bus. This architecture provides the 80C88 processing power in a highly integrated form.

The demultiplexed mode requires one latch (for 64k address ability) or two latches (for a full megabyte of addressing). An 82C86 or 82C87 transceiver can also be used if data bus buffering is required. (See Figure 3). The 80C88 provides DEN and DT/R to control the transceiver, and ALE to latch the addresses. This configuration of the minimum mode provides the standard demultiplexed bus structure with heavy bus buffering and relaxed bus timing requirements.

The maximum mode employs the 82C88 bus controller (See Figure 4). The 82C88 decode status lines S0, S1 and S2, and provides the system with all bus control signals. Moving the bus control to the 82C88 provides better source and sink current capability to the control lines, and frees the 80C88 pins for extended large system features. Hardware lock, queue status, and two request/grant interfaces are provided by the 80C88 in maximum mode. These features allow coprocessors in local bus and remote bus configurations.




FIGURE 2. RESERVED MEMORY LOCATIONS

## **Bus Operation**

The 80C88 address/data bus is broken into three parts: the lower eight address/data bits (AD0-AD7), the middle eight address bits (A8-A15), and the upper four address bits (A16-A19). The address/data bits and the highest four address bits are time multiplexed. This technique provides the most efficient use of pins on the processor, permitting the use of standard 40 lead package. The middle eight address bits are not multiplexed, i.e., they remain valid throughout each bus cycle. In addition, the bus can be demultiplexed at the processor with a single address latch if a standard, non multiplexed bus is desired for the system.

Each processor bus cycle consists of at least four CLK cycles. These are referred to as T1, T2, T3 and T4. (See Figure 5). The address is emitted from the processor during T1 and data transfer occurs on the bus during T3 and T4. T2 is used primarily for changing the direction of the bus during read operations. In the event that a "Not Ready" indication is given by the addressed device, "wait" states (TW) are inserted between T3 and T4. Each inserted "wait" state is of the same duration as a CLK cycle. Periods can occur between 80C88 driven bus cycles. These are referred to as "idle" states (TI), or inactive CLK cycles. The processor uses these cycles for internal housekeeping.

During T1 of any bus cycle, the ALE (Address latch enable) signal is emitted (by either the processor or the 82C88 bus controller, depending on the  $MN/\overline{MX}$  strap). At the trailing edge of this pulse, a valid address and certain status information for the cycle may be latched.

Status bits  $\overline{S0}$ ,  $\overline{S1}$ , and  $\overline{S2}$  are used by the bus controller, in maximum mode, to identify the type of bus transaction according to Table 2.


Status bits S3 through S6 are multiplexed with high order address bits and are therefore valid during T2 through T4. S3 and S4 indicate which segment register was used to this bus cycle in forming the address according to Table 3.

S5 is a reflection of the PSW interrupt enable bit. S6 is always equal to 0.

To be responded to, INTR must be present (HIGH) during the clock period preceding the end of the current instruction or the end of a whole move for a block type instruction. INTR <u>may</u> be removed anytime after the falling edge of the first INTA signal. During interrupt response sequence, further interrupts are disabled. The enable bit is reset as part of the response to any interrupt (INTR, NMI, software interrupt, or single step). The FLAGS register, which is automatically pushed onto the stack, reflects the state of the processor prior to the interrupt. The enable bit will be zero until the old FLAGS register is restored, unless specifically set by an instruction.

During the response sequence (see Figure 7), the processor executes two successive (back-to-back) interrupt acknowledge cycles. The 80C88 emits to LOCK signal (maximum mode only) from T2 of the first bus cycle until T2 of the second. A local bus "hold" request will not be honored until the end of the second bus cycle. In the second bus cycle, a byte is fetched from the external interrupt system (e.g., 82C59A PIC) which identifies the source (type) of the interrupt. This byte is multiplied by four and used as a pointer into the interrupt vector lookup table.

An INTR signal left HIGH will be continually responded to within the limitations of the enable bit and sample period. INTR may be removed anytime after the falling edge of the first INTA signal. The interrupt return instruction includes a flags pop which returns the status of the original interrupt enable bit when it restores the flags.





## Halt

When a software HALT instruction is executed, the processor indicates that it is entering the HALT state in one of two ways, depending upon which mode is strapped. In minimum mode, the processor issues ALE, delayed by one clock cycle, to allow the system to latch the halt status. Halt status is available on  $IO/\overline{M}$ , DT/R, and  $\overline{SS0}$ . In maximum mode, the processor issues appropriate HALT status on  $\overline{S2}$ ,  $\overline{S1}$  and  $\overline{S0}$ , and the 82C88 bus controller issues one ALE. The 80C88 will not leave the HALT state when a local bus hold is entered while in HALT. In this case, the processor reissues the HALT indicator at the end of the local bus hold.

An interrupt request or RESET will force the 80C88 out of the HALT state.

## <u>Read/</u>Modify/Write (Semaphore) Operations Via LOCK

The LOCK status information is provided by the processor when consecutive bus cycles are required during the execution of an instruction. This allows the processor to perform read/modify/write operations on memory (via the "exchange register with memory" instruction), without another system bus master receiving intervening memory cycles. This is useful in multiprocessor system configurations to accomplish "test and set lock" operations. The LOCK signal is activated (LOW) in the clock cycle following decoding of the LOCK prefix instruction. It is deactivated at the end of the last bus cycle of the instruction following the LOCK prefix. While LOCK is active, a request on a RQ/GT pin will be recorded, and then honored at the end of the LOCK.

## External Synchronization Via TEST

As an alternative to interrupts, the 80C88 provides a single software-testable input pin (TEST). This input is utilized by executing a WAIT instruction. The single WAIT instruction is repeatedly executed until the TEST input goes active (LOW). The execution of WAIT does not consume bus cycles once the queue is full.

If a local bus request occurs during WAIT execution, the 80C88 three-states all output drivers while inputs and I/O pins are held at valid logic levels by internal bus-hold circuits. If interrupts are enabled, the 80C88 will recognize interrupts and process them when it regains control of the bus.

## **Basic System Timing**

In minimum mode, the MN/ $\overline{\text{MX}}$  pin is strapped to V<sub>CC</sub> and the processor emits bus control signals ( $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ ,  $\overline{\text{IO/M}}$ , etc.) directly. In maximum mode, the MN/ $\overline{\text{MX}}$  pin is strapped to GND and the processor emits coded status information which the 82C88 bus controller uses to generate MULTIBUS<sup>TM</sup> compatible bus control signals.

## System Timing - Minimum System

The read cycle begins in T1 with the assertion of the address latch enable (ALE) signal (see Figure 5). The trailing (low going) edge of this signal is used to latch the address information, which is valid on the address data bus (ADO-AD7) at this time, into the 82C82/82C83 latch. Address lines A8 through A15 do not need to be latched because they remain valid throughout the bus cycle. From T1 to T4 the IO/M signal indicates a memory or I/O operation. At T2 the address is removed from the address data bus and the bus is held at the last valid logic state by internal bus-hold devices. The read control signal is also asserted at T2. The read (RD) signal causes the addressed device to enable its data bus drivers to the local bus. Some time later, valid data

will be available on the bus and the addressed device will drive the READY line HIGH. When the processor returns the read signal to a HIGH level, the addressed device will again three-state its bus drivers. If a transceiver (82C86/82C87) is required to buffer the local bus, signals DT/R and DEN are provided by the 80C88.

A write cycle also begins with the assertion of ALE and the emission of the address. The IO/M signal is again asserted to indicate a memory or I/O write operation. In T2, immediately following the address emission, the processor emits the data to be written into the addressed location. This data remains valid until at least the middle of T4. During T2, T3, and Tw, the processor asserts the write control signal. The write (WR) signal becomes active at the beginning of T2, as opposed to the read, which is delayed somewhat into T2 to provide time for output drivers to become inactive.

The basic difference between the interrupt acknowledge cycle and a read cycle is that the interrupt acknowledge (INTA) signal is asserted in place of the read ( $\overline{RD}$ ) signal and the address bus is held at the last valid logic state by internal bus-hold devices (see Figure 6. In the second of two successive INTA cycles, a byte of information is read from the data bus, as supplied by the interrupt system logic (i.e., 82C59A priority interrupt controller). This byte identifies the source (type) of the interrupt. It is multiplied by four and used as a pointer into the interrupt vector lookup table, as described earlier.

## **Bus Timing - Medium Complexity Systems**

For medium complexity systems, the MN/MX pin is connected to GND and the 82C88 bus controller is added to the system, as well as an 82C82/82C83 latch for latching the system address, and an 82C86/82C87 transceiver to allow for bus loading greater than the 80C88 is capable of handling (see Figure 8). Signals ALE, DEN, and DT/R are generated by the 82C88 instead of the processor in this configuration, although their timing remains relatively the same. The 80C88 status outputs (S2, S1 and S0) provide type of cycle information and become 82C88 inputs. This bus cycle information specifies read (code, data or I/O), write (data or I/O), interrupt acknowledge, or software halt. The 82C88 thus issues control signals specifying memory read or write, I/O read or write, or interrupt acknowledge. The 82C88 provides two types of write strobes, normal and advanced, to be applied as required. The normal write strobes have data valid at the leading edge of write. The advanced write strobes have the same timing as read strobes, and hence, data is not valid at the leading edge of write. The 82C86/82C87 transceiver receives the usual T and  $\overline{OE}$  inputs from the 82C88 DT/R and  $\overline{DEN}$  outputs.

The pointer into the interrupt vector table, which is passed during the second INTA cycle, can derive from an 82C59A located on either the local bus or the system bus. If the master 82C59A priority interrupt controller is positioned on the local bus, the 82C86/82C87 transceiver must be disabled when reading from the master 82C59A during the interrupt acknowledge sequence and software "poll".

## The 80C88 Compared to the 80C86

The 80C88 CPU is a 8-bit processor designed around the 8086 internal structure. Most internal functions of the 80C88 are identical to the equivalent 80C86 functions. The 80C88 handles the external bus the same way the 80C86 does with the distinction of handling only 8-bits at a time. Sixteen-bit operands are fetched or written in two consecutive bus cycles. Both processors will appear identical to the software engineer, with the exception of execution time. The internal register structure is identical and all instructions have the same end result. Internally, there are three differences between the 80C88 and the 80C86. All changes are related to the 8-bit bus interface.

- The queue length is 4-bytes in the 80C88, whereas the 80C86 queue contains 6-bytes, or three words. The queue was shortened to prevent overuse of the bus by the BIU when prefetching instructions. This was required because of the additional time necessary to fetch instructions 8-bits at a time.
- To further optimize the queue, the prefetching algorithm was changed. The 80C88 BIU will fetch a new instruction to load into the queue each time there is a 1-byte space available in the queue. The 80C86 waits until a 2-byte space is available.

The internal execution time of the instruction set is affected by the 8-bit interface. All 16-bit fetches and writes from/to memory take an additional four clock cycles. The CPU is also limited by the speed of instruction fetches. This latter problem only occurs when a series of simple operations occur. When the more sophisticated instructions of the 80C88 are being used, the queue has time to fill the execution proceeds as fast as the execution unit will allow.

The 80C88 and 80C86 are completely software compatible by virtue of their identical execution units. Software that is system dependent may not be completely transferable, but software that is not system dependent will operate equally as well on an 80C88 or an 80C86.

The hardware interface of the 80C88 contains the major differences between the two CPUs. The pin assignments are nearly identical, however, with the following functional changes:

- A8-A15: These pins are only address outputs on the 80C88. These address lines are latched internally and remain valid throughout a bus cycle in a manner similar to the 8085 upper address lines.
- BHE has no meaning on the 80C88 and has been eliminated.
- SS0 provides the S0 status information in the minimum mode. This output occurs on pin 34 in minimum mode

#### **Absolute Maximum Ratings**

Supply Voltage	+8.0V
Input, Output or I/O Voltage	GND - 0.5V to V <sub>CC</sub> + 0.5V
ESD Classification	Class 1

#### **Operating Conditions**

Operating Voltage Range	+4.5V to +5.5V
M80C88-2 Only	+4.75V to +5.25V
Operating Temperature Range	
C80C88/-2	0°C to +70°C
I80C88/-2	40°C to +85°C
M80C88	55°C to +125°C

#### **Thermal Information**

\*Pb-free PDIPs can be used for through hole wave solder processing only. They are not intended for use in Reflow solder processing applications.

## Die Characteristics

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

#### **Electrical Specifications**

 $\begin{array}{l} V_{CC} = 5.0V, \pm 10\%; \ T_A = 0^\circ C \ to +70^\circ C \ (C80C88, \ C80C88-2) \\ V_{CC} = 5.0V, \pm 10\%; \ T_A = -40^\circ C \ to +85^\circ C \ (I80C88, \ I80C88-2) \\ V_{CC} = 5.0V, \pm 10\%; \ T_A = -55^\circ C \ to +125^\circ C \ (M80C88) \end{array}$ 

SYMBOL	PARAMETER	TEST CONDITION	MIN	MAX	UNITS
V <sub>IH</sub>	Logical One Input Voltage	C80C88, I80C88 (Note 4)	2.0	-	V
		M80C88 (Note 4)	2.2		V
V <sub>IL</sub>	Logical Zero Input Voltage		-	0.8	V
VIHC	CLK Logical One Input Voltage		V <sub>CC</sub> - 0.8	-	V
VILC	CLK Logical Zero Input Voltage		-	0.8	V
V <sub>OH</sub>	Output High Voltage	IOH = -2.5mA	3.0	-	V V
		IOH = -100µA	V <sub>CC</sub> - 0.4		V
V <sub>OL</sub>	Output Low Voltage	IOL = +2.5mA	-	0.4	V
I <sub>I</sub>	Input Leakage Current	$V_{IN} = 0V$ or $V_{CC}$ Pins 17 thru 19, 21 thru 23 and 33	-1.0	1.0	μA
IBHH	Input Current-Bus Hold High	V <sub>IN</sub> = - 3.0V (Note 1)	-40	-400	μA
IBHL	Input Current-Bus Hold Low	V <sub>IN</sub> = - 0.8V (Note 2)	40	400	μA
Ι <sub>Ο</sub>	Output Leakage Current	V <sub>OUT</sub> = 0V (Note 5)	-	-10.0	μA
ICCSB	Standby Power Supply Current	V <sub>CC</sub> = 5.5V (Note 3)	-	500	μA
ICCOP	Operating Power Supply Current	FREQ = Max, V <sub>IN</sub> = V <sub>CC</sub> or GND, Outputs Open	-	10	mA/MHz

NOTES:

1. IBHH should be measured after raising  $V_{IN}$  to  $V_{CC}$  and then lowering to 3.0V on the following pins 2 thru16, 26 thru 32, 34 thru 39.

2. IBHL should be measured after lowering V<sub>IN</sub> to GND and then raising to 0.8V on the following pins: 2 thru16, 35 thru 39.

3. ICCSB tested during clock high time after HALT instruction executed.  $V_{IN} = V_{CC}$  or GND,  $V_{CC} = 5.5V$ , Outputs unloaded.

4. MN/ $\overline{\text{MX}}$  is a strap option and should be held to  $\text{V}_{\text{CC}}$  or GND.

5. IO should be measured by putting the pin in a high impedance state and then driving V<sub>OUT</sub> to GND on the following pins: 26-29 and 32.

#### **Capacitance** $T_A = +25^{\circ}C$

SYMBOL	PARAMETER	TEST CONDITIONS	TYPICAL	UNITS
C <sub>IN</sub>	Input Capacitance	FREQ = 1MHz. All measurements are referenced to device GND	25	pF
C <sub>OUT</sub>	Output Capacitance	FREQ = 1MHz. All measurements are referenced to device GND	25	pF
CI/O	I/O Capacitance	FREQ = 1MHz. All measurements are referenced to device GND	25	pF

## **AC Electrical Specifications**

# $$\begin{split} &V_{CC} = 5.0V \pm 10\%; \ T_A = 0^\circ C \ to \ +70^\circ C \ (C80C88, \ C80C88-2) \\ &V_{CC} = 5.0V \pm 10\%; \ T_A = -40^\circ C \ to \ +85^\circ C \ (I80C88, \ I80C88-2) \\ &V_{CC} = 5.0V \pm 10\%; \ T_A = -55^\circ \ to \ +125^\circ C \ (M80C88) \ \textbf{(Continued)} \end{split}$$

			TEST	80C88		80C88-2		
S	YMBOL	PARAMETER	CONDITIONS	MIN	MAX	MIN	MAX	UNITS
(33)	TCLRL	RD Active Delay	CL = 100pF	10	165	10	100	ns
(34)	TCLRH	RD Inactive Delay	CL = 100pF	10	150	10	80	ns
(35)	TRHAV	RD Inactive to Next Address Active	CL = 100pF	TCLCL-45	-	TCLCL-40	-	ns
(36)	TCLHAV	HLDA Valid Delay	CL = 100pF	10	160	10	100	ns
(37)	TRLRH	RD Width	CL = 100pF	2TCLCL-75	-	2TCLCL-50	-	ns
(38)	TWLWH	WR Width	CL = 100pF	2TCLCL-60	-	2TCLCL-40	-	ns
(39)	TAVAL	Address Valid to ALE Low	CL = 100pF	TCLCH-60	-	TCLCH-40	-	ns
(40)	TOLOH	Output Rise Time	From 0.8V to 2.0V	-	15	-	15	ns
(41)	TOHOL	Output Fall Time	From 2.0V to 0.8V	-	15	-	15	ns

NOTES:

6. Signal at 82C84A shown for reference only.

7. Setup requirement for asynchronous signal only to guarantee recognition at next CLK.

8. Applies only to T2 state (8ns into T3).

## Waveforms





FIGURE 9. BUS TIMING - MINIMUM MODE SYSTEM

#### NOTES:

- 9. RDY is sampled near the end of T2, T3, TW to determine if TW machine states are to be inserted.
- 10. Signals at 82C84A are shown for reference only.

## Waveforms (Continued)



#### NOTES:

#### FIGURE 10. BUS TIMING - MINIMUM MODE SYSTEM (Continued)

- 1. Two INTA cycles run back-to-back. The 80C88 local ADDR/DATA bus is floating during both INTA cycles. Control signals are shown for the second INTA cycle.
- 2. Signals at 82C84A are shown for reference only.

## Waveforms




FIGURE 11. BUS TIMING - MAXIMUM MODE (USING 82C88)

## NOTES:

- 8. RDY is sampled near the end of T2, T3, TW to determine if TW machine states are to be inserted.
- 9. Signals at 82C84A or 82C88 are shown for reference only.
- 10. Status inactive in state just prior to T4.
- 11. The issuance of the 82C88 command and control signals (MRDC, MWTC, AMWC, IORC, IOWC, AIOWC, INTA, and DEN) lags the active high 82C88 CEN.

Waveforms (Continued)




FIGURE 12. BUS TIMING - MAXIMUM MODE SYSTEM (USING 82C88) (Continued)

#### NOTES:

- 12. Signals at 82C84A or 82C86 are shown for reference only.
- 13. The issuance of the 82C88 command and control signals (MRDC, MWTC, AMWC, IORC, IOWC, AIOWC, INTA and DEN) lags the active high 82C88 CEN.
- 14. Status inactive in state just prior to T4.
- 15. Cascade address is valid between first and second INTA cycles.
- 16. Two INTA cycles run back-to-back. The 80C88 local ADDR/DATA bus is floating during both INTA cycles. Control for pointer address is shown for second INTA cycle.

## Waveforms (Continued)




FIGURE 13. REQUEST/GRANT SEQUENCE TIMING (MAXIMUM MODE ONLY)

NOTE: The coprocessor may not drive the busses outside the region shown without risking contention.







FIGURE 14. HOLD/HOLD ACKNOWLEDGE TIMING (MINIMUM MODE ONLY) NOTE: Setup requirements for asynchronous signals only to guarantee recognition at next CLK.











FIGURE 16. BUS LOCK SIGNAL TIMING (MAXIMUM MODE ONLY)



## Burn-In Circuits (Continued)

#### NOTES:

- 1.  $V_{CC}$  = 5.5V  $\pm 0.5$  V, GND = 0V.
- 2. Input voltage limits (except clock):  $V_{IL}$  (Maximum) = 0.4V  $V_{IH}$  (Minimum) = 2.6V,  $V_{IH}$  (Clock) =  $V_{CC}$  - 0.4V) minimum.
- 3. VCC/2 is external supply set to 2.7V  $\pm 10\%$ .
- 4.  $V_{CL}$  is generated on program card (V\_{CC} 0.65V).
- 5. Pins 13 16 input sequenced instructions from internal hold devices, (DIP Only).
- 6.  $F0 = 100 \text{kHz} \pm 10\%$ .
- 7. Node  $(\widehat{A})$  = a 40µs pulse every 2.56ms.

COMPONENTS:

- 1. RI =  $10k\Omega \pm 5\%$ , 1/4W
- 2. RO =  $1.2k\Omega \pm 5\%$ , 1/4W
- 3. RIO = 2.7k $\Omega \pm 5\%$ , 1/4W
- 4. RC = 1k $\Omega$  ±5%, 1/4W
- 5.  $C = 0.01 \mu F$  (Minimum)

## **Die Characteristics**

 $\begin{array}{l} \mbox{METALLIZATION:} \\ \mbox{Type: Silicon - Aluminum} \\ \mbox{Thickness: } 11 \mbox{K} \mbox{$\pm 2k$} \mbox{Å} \\ \mbox{GLASSIVATION:} \\ \mbox{Type: SiO}_2 \\ \mbox{Thickness: } 8 \mbox{K} \mbox{$\pm 1k$} \mbox{\AA} \\ \mbox{WORST CASE CURRENT DENSITY:} \\ \mbox{$1.5 $x $ 10^5 $ \mbox{A/cm}^2 $ \end{array}$ 

## Metallization Mask Layout

A11 A12 A13 A14 GND V<sub>cc</sub> A15 A16/S3 A17/S4 A18/S5 5 4 3 2 40 39 1 33 Œ A19/S6 A10 6 A9 SSO 34 MN/MX æ **A**8 RD 32 AD7 9 HOLD 31 AD6 10 AD5 T 30 HLDA AD4 P AD3 13 29 WR -28 AD2 14 IO/M AD1 Œ 27 DT/R -AD0 D 21 22 23 23 24 25 26 20 INTR CLK RESET READY TEST INTA NMI GND ALE DEN

80C88

## Instruction Set Summary


MNEMONIC AND	INSTRUCTION CODE				
DESCRIPTION	76543210	76543210	76543210	76543210	
DATA TRANSFER MOV = MOVE:					
Register/Memory to/from Register	1 0 0 0 1 0 d w	mod reg r/m			
Immediate to Regis- ter/Memory	1 1 0 0 0 1 1 w	mod 0 0 0 r/m	data	data if w 1	
Immediate to Register	1011 w reg	data	data if w 1		
Memory to Accumulator	101000w	addr-low	addr-high	1	
Accumulator to Memory	1010001w	addr-low	addr-high		
Register/Memory to Seg- ment Register ††	10001110	mod 0 reg r/m		•	
Segment Register to Reg- ister/Memory	10001100	mod 0 reg r/m			
PUSH = Push:			1		
Register/Memory	11111111	mod 1 1 0 r/m			
Register	0 1 0 1 0 reg		1		
Segment Register	0 0 0 reg 1 1 0				
POP = Pop:		1			
Register/Memory	10001111	mod 0 0 0 r/m			
Register	0 1 0 1 1 reg		1		
Segment Register	0 0 0 reg 1 1 1				
XCHG = Exchange:					
Register/Memory with Register	1000011w	mod reg r/m			
Register with Accumula- tor	1 0 0 1 0 reg				
IN = Input from:					
Fixed Port	1110010w	port			
Variable Port	1110110w		1		
OUT = Output to:		1			
Fixed Port	1110011w	port			
Variable Port	1110111w				
<b>XLAT =</b> Translate Byte to AL	11010111				
LEA = Load EA to Register2	10001101	mod reg r/m			
LDS = Load Pointer to DS	11000101	mod reg r/m	1		
LES = Load Pointer to ES	11000100	mod reg r/m	1		
LAHF = Load AH with Flags	10011111				
<b>SAHF =</b> Store AH into Flags	10011110				
PUSHF = Push Flags	10011100				
POPF = Pop Flags	10011101				

MNEMONIC AND		INSTRUCT	TION CODE	
DESCRIPTION	76543210	76543210	76543210	76543210
Immediate with Accumu- lator	0 0 1 1 1 1 0 w	data	data if w = 1	
AAS = ASCII Adjust for Subtract	00111111			_
DAS = Decimal Adjust for Subtract	00101111			
MUL = Multiply (Un- signed)	1111011w	mod 1 0 0 r/m		
IMUL = Integer Multiply (Signed)	1111011w	mod 1 0 1 r/m		
AAM = ASCII Adjust for Multiply	11010100	00001010		
<b>DIV</b> = Divide (Unsigned)	1111011w	mod 1 1 0 r/m		
IDIV = Integer Divide (Signed)	1111011w	mod 1 1 1 r/m		
AAD = ASCII Adjust for Divide	11010101	00001010		
<b>CBW =</b> Convert Byte to Word	10011000		1	
<b>CWD</b> = Convert Word to Double Word	10011001			
LOGIC				
NOT = Invert	1111011w	mod 0 1 0 r/m	]	
SHL/SAL = Shift Logi- cal/Arithmetic Left	1 1 0 1 0 0 v w	mod 1 0 0 r/m		
SHR = Shift Logical Right	1 1 0 1 0 0 v w	mod 1 0 1 r/m		
SAR = Shift Arithmetic Right	1 1 0 1 0 0 v w	mod 1 1 1 r/m	•	
ROL = Rotate Left	1 1 0 1 0 0 v w	mod 0 0 0 r/m		
ROR = Rotate Right	1 1 0 1 0 0 v w	mod 0 0 1 r/m		
RCL = Rotate Through Carry Flag Left	1 1 0 1 0 0 v w	mod 0 1 0 r/m		
RCR = Rotate Through Carry Right	1 1 0 1 0 0 v w	mod 0 1 1 r/m		
AND = And:				
Reg./Memory and Regis- ter to Either	0 0 1 0 0 0 0 d w	mod reg r/m		
Immediate to Regis- ter/Memory	1 0 0 0 0 0 0 w	mod 1 0 0 r/m	data	data if w = 1
Immediate to Accumula- tor	0 0 1 0 0 1 0 w	data	data if w = 1	
TEST = And Function to Flags, No Result:			1	
Register/Memory and Register	1 0 0 0 0 1 0 w	mod reg r/m		
Immediate Data and Reg- ister/Memory	1 1 1 1 0 1 1 w	mod 0 0 0 r/m	data	data if w = 1

MNEMONIC AND	INSTRUCTION CODE				
DESCRIPTION	76543210	76543210	76543210	76543210	
JMP = Unconditional Jump:					
Direct Within Segment	11101001	disp-low	disp-high		
Direct Within Segment- Short	11101011	disp			
Indirect Within Segment	11111111	mod 1 0 0 r/m			
Direct Intersegment	11101010	offset-low	offset-high		
		seg-low	seg-high		
Indirect Intersegment	11111111	mod 1 0 1 r/m			
RET = Return from CALL:			•		
Within Segment	11000011				
Within Seg Adding Immed to SP	11000010	data-low	data-high		
Intersegment	11001011				

MNEMONIC AND	INSTRUCTION CODE			
DESCRIPTION	76543210	76543210	76543210	765432
CLC = Clear Carry	11111000		•	•
CMC = Complement Car- ry	11110101			
STC = Set Carry	11111001			
CLD = Clear Direction	11111100	1		
STD = Set Direction	1111101			
CLI = Clear Interrupt	11111010			
ST = Set Interrupt	11111011			
HLT = Halt	11110100			
WAIT = Wait	10011011	1		
ESC = Escape (to Exter- nal Device)	11011xxx	mod x x x r/m		
LOCK = Bus Lock Prefix	11110000			

MNEMONIC AND	INSTRUCTION CODE								
DESCRIPTION	76543210	76543210	76543210	76543210					
NOTES: AL = 8-bit accumulator AX = 16-bit accumulator CX = Count register DS= Data segment ES = Extra segment Above/below refers to un-	<ul> <li>if s:w = 01 then 16-bits of immediate data form the operand.</li> <li>if s:w = 11 then an immediate data byte is sign extended to form the 16-bit operand.</li> <li>if v = 0 then "count" = 1; if v = 1 then "count" in (C<sub>L</sub>)</li> <li>x = don't care</li> <li>z is used for string primitives for comparison with ZF FLAG.</li> </ul>								
signed value. Greater = more positive;		SEGMENT OVERRIDE PREFIX							
Less = less positive (more		001 reg 11 0							
negative) signed values		REG is assigned according to the following table:							
if d = 1 then "to" reg; if d = 0 then "from" reg		16-BIT (w = 1)	8-BIT (w = 0)	SEGMENT					
if w = 1 then word instruc-		000 AX	000 AL	00 ES					
tion; if w = 0 then byte		001 CX	001 CL	00 20 01 CS					
instruction if mod = 11 then r/m is			_						
treated as a REG field		010 DX	010 DL	10 SS					
if mod = 00 then DISP =		011 BX	011 BL	11 DS					
0†, disp-low and disp-high are absent		100 SP	100 AH						
if mod = 01 then DISP =		101 BP	101 CH						
disp-low sign-extended		110 SI	110 DH						
16-bits, disp-high is ab- sent		111 DI	111 BH						
if mod = 10 then DISP = disp-high:disp-low if r/m = 000 then EA =	Instructions which reference the flag register file as a 16-bit object use the symb FLAGS to represent the file:								
(BX) + (SI) + DISP		FLAGS =							
if $r/m = 001$ then EA =		X:X:X:X:(OF):(DF):(IF):(TF):(SF):(ZF):X:(AF):X:(PF):X:(CF)							
(BX) + (DI) + DISP if r/m = 010 then EA = (BP) + (SI) + DISP if r/m = 011 then EA = (BP) + (DI) + DISP if r/m = 100 then EA = (SI) + DISP		Mnemonics © Intel, 1978							
if r/m = 101 then EA = (DI) + DISP if r/m = 110 then EA =									
(BP) + DISP † if r/m = 111 then EA = (BX) + DISP									
DISP follows 2nd byte of instruction (before data if required)									
<ul> <li>except if mod = 00 and</li> <li>r/m = 110 then</li> <li>EA = disp-high: disp-</li> </ul>									
low. †† MOV CS, REG/MEM- ORY not allowed.									



## Ceramic Dual-In-Line Frit Seal Packages (CERDIP)

NOTES:

- 1. Index area: A notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark.
- 2. The maximum limits of lead dimensions b and c or M shall be measured at the centroid of the finished lead surfaces, when solder dip or tin plate lead finish is applied.
- 3. Dimensions b1 and c1 apply to lead base metal only. Dimension M applies to lead plating and finish thickness.
- 4. Corner leads (1, N, N/2, and N/2+1) may be configured with a partial lead paddle. For this configuration dimension b3 replaces dimension b2.
- 5. This dimension allows for off-center lid, meniscus, and glass overrun.
- 6. Dimension Q shall be measured from the seating plane to the base plane.
- 7. Measure dimension S1 at all four corners.
- 8. N is the maximum number of terminal positions.
- 9. Dimensioning and tolerancing per ANSI Y14.5M 1982.
- 10. Controlling dimension: INCH.

F40.6 MIL-STD-1835 GDIP1-T40 (D-5, CONFIGURATION A)
40 LEAD CERAMIC DUAL-IN-LINE FRIT SEAL PACKAGE

	INC	HES	MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
А	-	0.225	-	5.72	-
b	0.014	0.026	0.36	0.66	2
b1	0.014	0.023	0.36	0.58	3
b2	0.045	0.065	1.14	1.65	-
b3	0.023	0.045	0.58	1.14	4
с	0.008	0.018	0.20	0.46	2
c1	0.008	0.015	0.20	0.38	3
D	-	2.096	-	53.24	5
Е	0.510	0.620	12.95	15.75	5
е	0.100 BSC		2.54 BSC		-
eA	0.600 BSC		15.24 BSC		-
eA/2	0.300 BSC		7.62 BSC		-
L	0.125	0.200	3.18	5.08	-
Q	0.015	0.070	0.38	1.78	6
S1	0.005	-	0.13	-	7
α	90°	105º	90°	105°	-
aaa	-	0.015	-	0.38	-
bbb	-	0.030	-	0.76	-
ccc	-	0.010	-	0.25	-
М	-	0.0015	-	0.038	2, 3
Ν	40		40		8

Rev. 0 4/94

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

