

Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

-XF

Product Status	Obsolete
Core Processor	80C88
Number of Cores/Bus Width	1 Core, 16-Bit
Speed	8MHz
Co-Processors/DSP	-
RAM Controllers	-
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	-
SATA	-
USB	-
Voltage - I/O	5.0V
Operating Temperature	-40°C ~ 85°C (TA)
Security Features	-
Package / Case	40-DIP (0.600", 15.24mm)
Supplier Device Package	40-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/ip80c88-2

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pinouts



Pin Description

The following pin function descriptions are for 80C88 systems in either minimum or maximum mode. The "local bus" in these descriptions is the direct multiplexed bus interface connection to the 80C88 (without regard to additional bus buffers).

SYMBOL	PIN NUMBER	TYPE	DESCRIPTION							
MAXIMUM OR MINIMUM MODE. THE "LOCAL BUS" IN THESE DESCRIPTIONS IS THE DIRECT MULTIPLEXEDBUS INTERFACE CONNECTION TO THE 80C88 (WITHOUT REGARD TO ADDITIONAL BUS BUFFERS).										
AD7 thru AD0	9 thru 16	I/O	ADDRESS DATA BUS: These lines constitute the time multiplexe (T2,T3,Tw and T4) bus. These lines are active HIGH and are held during interrupt acknowledge and local bus "hold acknowledge" o	ADDRESS DATA BUS: These lines constitute the time multiplexed memory/IO address (T1) and data (T2,T3,Tw and T4) bus. These lines are active HIGH and are held at high impedance to the last valid level during interrupt acknowledge and local bus "hold acknowledge" or "grant sequence"						
A15, A14 thru A8	39, 2 thru 8	0	ADDRESS BUS: These lines provide address bits 8 through 15 for the entire bus cycle (T1-T4). These lines do not have to be latched by ALE to remain valid. A15-A8 are active HIGH and are held at high impedance to the last valid logic level during interrupt acknowledge and local bus "hold acknowledge" or "grant sequence".							
A19/S6,	35 36	0	ADDRESS/STATUS: During T1, these are the four most	S4	S 3	CHARACTERISTICS				
A17/S4,	37	0	operations, these lines are LOW. During memory and I/O	0	0	Alternate Data				
A16/S3	38	0	operations, status information is available on these lines during T2, T3, TW and T4. S6 is always LOW. The status of the	0	1	Stack				
			interrupt enable flag bit (S5) is updated at the beginning of each	1	0	Code or None				
			This information indicates which segment register is presently being used for data accessing. These lines are held at high impedance to the last valid logic	1	1	Data				
RD	32	0	READ: Read strobe indicates that the processor is performing a memory or I/O read cycle, depending on the state of the IO/M pin or S2. This signal is used to read devices which reside on the 80C88 local bus. RD is active LOW during T2, T3, Tw of any read cycle, and is guaranteed to remain HIGH in T2 until the 80C88 local bus has floated. This line is held at a high impedance logic one state during "hold acknowledge" or "grant sequence".							
READY	22	I	READY: is the acknowledgment from the address memory or I/O transfer. The RDY signal from memory or I/O is synchronized by t READY. This signal is active HIGH. The 80C88 READY input is no guaranteed if the set up and hold times are not met.	device he 820 ot syncl	e that it C84A c hronize	will complete the data lock generator to from ed. Correct operation is not				
INTR	18	I	INTERRUPT REQUEST: is a level triggered input which is sampl instruction to determine if the processor should enter into an interru is vectored to via an interrupt vector lookup table located in system software resetting the interrupt enable bit. INTR is internally synch	ed duri ipt acki i memo nronize	ing the nowled ory. It ca d. This	last clock cycle of each ge operation. A subroutine an be internally masked by s signal is active HIGH.				
TEST	23	I	TEST: input is examined by the "wait for test" instruction. If the \overline{TF} otherwise the processor waits in an "idle" state. This input is synchr on the leading edge of CLK.	EST inp onized	out is L interna	OW, execution continues, ally during each clock cycle				
NMI	17	I	NONMASKABLE INTERRUPT: is an edge triggered input which c vectored to via an interrupt vector lookup table located in system by software. A transition from a LOW to HIGH initiates the interrup This input is internally synchronized.	auses memor ot at th	a type y. NMI e end o	2 interrupt. A subroutine is is not maskable internally of the current instruction.				
RESET	21	I	RESET: cases the processor to immediately terminate its present to HIGH and remain active HIGH for at least four clock cycles. It r instruction set description, when RESET returns LOW. RESET is	activity estarts interna	/. The s execu ally syn	signal must transition LOW tion, as described in the chronized.				
CLK	19	I	CLOCK: provides the basic timing for the processor and bus concepted to provide optimized internal timing.	troller.	It is as	ymmetric with a 33% duty				
V _{CC}	40		V_{CC} : is the +5V power supply pin. A 0.1µF capacitor between pin decoupling.	is 20 ai	nd 40 r	ecommended for				
GND	1, 20		GND: are the ground pins (both pins must be connected to system pins 1 and 20 is recommended for decoupling.	m grou	nd). A	0.1µF capacitor between				
MN/MX	33	I	MINIMUM/MAXIMUM: indicates the mode in which the processor discussed in the following sections.	r is to c	perate	. The two modes are				

Pin Description

The following pin function descriptions are for 80C88 system in minimum mode (i.e., $MN/\overline{MX} = V_{CC}$). Only the pin functions which are unique to the minimum mode are described; all other pin functions are as described above.

SYMBOL	PIN NUMBER	TYPE	DESCRIPTION						
MINIMUM MODE SYSTEM (i.e., MN/MX = V _{CC})									
IO/M	28	0	STATUS LINE: is an inverted maximum mode $\overline{S2}$. access. IO/M becomes valid in the T4 preceding a b (I/O = HIGH, M = LOW). IO/M is held to a high impo	It is used us cycle a edance lo	to distingu Ind remain gic one du	iish a n s valid iring loo	nemory access from an I/O until the final T4 of the cycle cal bus "hold acknowledge".		
WR	29	0	Write: strobe indicates that the processor is perform the state of the IO/ \overline{M} signal. WR is active for T2, T3, to high impedance logic one during local bus "hold	ming a wri and Tw o acknowle	ite memory f any write dge".	y or wri cycle.	te I/O cycle, depending on It is active LOW, and is held		
INTA	24	0	INTA: is used as a read strobe for interrupt acknow each interrupt acknowledge cycle. Note that INTA is	ledge cyc s never flo	les. It is ac bated.	ctive LC	DW during T2, T3 and Tw of		
ALE	25	0	ADDRESS LATCH ENABLE: is provided by the pro address latch. It is a HIGH pulse active during clock floated.	ocessor to k low of T) latch the 1 of any bi	addres us cycle	is into the 82C82/82C83 e. Note that ALE is never		
DT/R	27	0	DATA TRANSMIT/RECEIVE: is needed in a minimum bus transceiver. It is used to control the direction of equivalent to S1 in the maximum mode, and its timi signal is held to a high impedance logic one during	um systen data flow ng is the s local bus	n that desi through th same as fo "hold ackr	res to u he tr <u>an</u> or IO/M howled	use an 82C86/82C87 data sceiver. Logically, DT/R is (T = HIGH, R = LOW). This ge".		
DEN	26	0	DATA ENABLE: is provided as an output enable for the transceiver. DEN is active LOW during each me or INTA cycle, it is active from the middle of T2 until the beginning of T2 until the middle of T4. DEN is h acknowledge".	r the 82C emory and the middle eld to higl	86/82C87 I I/O acces e of T4, wh n impedan	in a mi ss, and ile for a ce logio	nim <u>um s</u> ystem which uses for INTA cycles. For a read a write cycle, it is active from c one during local bus "hold		
HOLD, HLDA	31 30	і 0	HOLD: indicates that another master is requesting a active HIGH. The processor receiving the "hold" rea in the middle of a T4 or T1 clock cycle. Simultaneous local bus and control lines. After HOLD is detected the processor needs to run another cycle, it will aga Hold is not an asynchronous input. External synchrotherwise guarantee the set up time.	a local bus quest will s with the as being l ain drive th onization	s "hold". To issue HLD issuance o _OW, the p he local bu should be	be ack A (HIG of HLD process is and provid	knowledged, HOLD must be H) as an acknowledgment, A the processor will float the sor lowers HLDA, and when control lines. ed if the system cannot		
SS0	34	0	STATUS LINE: is logically equivalent to $\overline{S0}$ in	IO/M	DT/R	SS0	CHARACTERISTICS		
			IO/M and DT/R allows the system to completely	1	0	0	Interrupt Acknowledge		
			decode the current bus cycle status. SS0 is held to high impedance logic one during local bus	1	0	1	Read I/O Port		
			"hold acknowledge".	1	1	0	Write I/O Port		
				1	Halt				
			0 0 0 Code Access						
				0	0	1	Read Memory		
				0	1	0	Write Memory		
				0	1	1	Passive		

Pin Description (Continued)

The following pin function descriptions are for 80C88 system in maximum mode (i.e., $MN/\overline{MX} = GND$). Only the pin functions which are unique to the maximum mode are described; all other pin functions are as described above.

SYMBOL	PIN NUMBER	TYPE	DESCRIPTION						
MAXIMUM MODE SYSTEM (i.e., MN/MX = GND).									
<u>S0</u>	26	0	STATUS: is active during clock high of T4, T1 and T2,	S2	<u>S1</u>	S0	CHARACTERISTICS		
<u>S1</u> S2	27 28	0	during Tw when READY is HIGH. This status is used by	0	0	0	Interrupt Acknowledge		
			the 82C88 bus controller to generate all memory and I/O	0	0	1	Read I/O Port		
			during T4 is used to indicate the beginning of a bus	0	1	0	Write I/O Port		
			cycle, and the return to the passive state in T3 or Tw is	0	1	1	Halt		
			These signals are held at a high impedance logic one	1	0	0	Code Access		
			state during "grant sequence".	1	0	1	Read Memory		
				1	1	0	Write Memory		
				1	1	1	Passive		
RQ/GT0, RQ/GT1	31 30	1/0	 REQUEST/GRANT: pins are used by other local bus matures bus at the end of the processor's current bus cycle. Each priority than RQ/GT1. RQ/GT has internal bus-hold high cither request/grant sequence is as follows (see RQ/GT Timestander the request/grant sequence is as follows (see RQ/GT Timestander the socal bus master socals (pulse 1). During a T4 or T1 clock cycle, a pulse one clock wide 2), indicates that the 80C88 has allowed the local bus is state at the next CLK. The CPUs bus interface unit is "grant sequence". A pulse one CLK wide from the requesting master ind request is about to end and that the 80C88 can reclaid enters T4 (or T1 if no bus cycles pending). Each master-master exchange of the local bus is a sequer cycle after bus exchange. Pulses are active LOW. If the request is made while the CPU is performing a merr of the cycle when all the following conjugations are met: Request occurs on or before T2. Current cycle is not the first acknowledge of an interred. A locked instruction is not currently executing. If the local bus is idle when the request is made the two performing the next clock. A memory cycle will start within 3 clocks. Now the four with condition number 1 already satisfied. 	sters to pin is b rcuitry a ning Se- er indic. from the to float a disconr icates t m the la nce of th nory cyc upt ackin ossible	force fidirectiand, if u quence a socal and that has been a socal but the socal but th	the pro onal w unused): local b 8 to th at it will logical 0C88 (s at the ill relea ge seq s will fo rrently	cessor to release the local ith RQ/GT0 having higher I, may be left unconnected. us request ("hold") to the e requesting master (pulse enter the "grant sequence" ly from the local bus during (pulse 3) that the "hold" e next CLK. The CPU then there must be one idle CLK ase the local bus during T4 quence.		
LOCK	29	0	LOCK: indicates that other system bus masters are not to active (LOW). The LOCK signal is activated by the "LOCK completion of the next instruction. This signal is active LO state during "grant sequence". In Max Mode, LOCK is auto cycle and removed during T2 of the second INTA cycle.	o gain o (" prefix W, and omatica	control instruction is helct ally gen	of the stion and a stion and a stick at a high straight strain at a high straight st	system bus while LOCK is nd remains active until the igh impedance logic one during T2 of the first INTA		

Pin Description (Continued)

The following pin function descriptions are for 80C88 system in maximum mode (i.e., $MN/\overline{MX} = GND$). Only the pin functions which are unique to the maximum mode are described; all other pin functions are as described above.

SYMBOL	PIN NUMBER	TYPE	DESCRIPTIC	N			
MAXIMUM M		/I (i.e., MN	/MX = GND).				
QS1, QS0	24, 25	0	QUEUE STATUS: provide status to allow external tracking of the internal 80C88 instruction queue.	QS1	QS0	CHARACTERISTICS]
		The queue status is valid during the CLK cycle after			0	No Operation	1
	which the queue operation is performed. Note that the queue status never goes to a high impedance statue (floated).		0	1	First Byte of Opcode from Queue		
				1	0	Empty the Queue	
				1	1	Subsequent Byte from Queue	
	34	0	Pin 34 is always a logic one in the maximum mode and is he sequence".	eld at a h	nigh im	pedance logic one during a "gra	int

Functional Description

Static Operation

All 80C88 circuitry is static in design. Internal registers, counters and latches are static and require not refresh as with dynamic circuit design. This eliminates the minimum operating frequency restriction placed on other microprocessors. The CMOS 80C88 can operate from DC to the specified upper frequency limit. The processor clock may be stopped in either state (high/low) and held there indefinitely. This type of operation is especially useful for system debug or power critical applications.

The 80C88 can be single stepped using only the CPU clock. This state can be maintained as long as is necessary. Single step clock operation allows simple interface circuitry to provide critical information for start-up.

Static design also allows very low frequency operation (as low as DC). In a power critical situation, this can provide extremely low power operation since 80C88 power dissipation is directly related to operation frequency. As the system frequency is reduced, so is the operating power until, at a DC input frequency, the power requirement is the 80C88 standby current.

Internal Architecture

The internal functions of the 80C88 processor are partitioned logically into two processing units. The first is the Bus Interface Unit (BIU) and the second is the Execution Unit (EU) as shown in the CPU block diagram.

These units can interact directly but for the most part perform as separate asynchronous operational processors. The bus interface unit provides the functions related to instruction fetching and queuing, operand fetch and store, and address relocation. This unit also provides the basic bus control. The overlap of instruction pre-fetching provided by

7

this unit serves to increase processor performance through improved bus bandwidth utilization. Up to 4-bytes of the instruction stream can be queued while waiting for decoding and execution.

The instruction stream queuing mechanism allows the BIU to keep the memory utilized very efficiently. Whenever there is space for at least 1-byte in the queue, the BIU will attempt a byte fetch memory cycle. This greatly reduces "dead time": on the memory bus. The queue acts as a First-In-First-Out (FIFO) buffer, from which the EU extracts instruction bytes as required. If the queue is empty (following a branch instruction, for example), the first byte into the queue immediately becomes available to the EU.

The execution unit receives pre-fetched instructions from the BIU queue and provides unrelocated operand addresses to the BIU. Memory operands are passed through the BIU for processing by the EU, which passes results to the BIU for storage.

Memory Organization

The processor provides a 20-bit address to memory which locates the byte being referenced. The memory is organized as a linear array of up to 1 million bytes, addressed as 00000(H) to FFFFF(H). The memory is logically divided into code, data, extra, and stack segments of up to 64-bytes each, with each segment falling on 16-byte boundaries. (See Figure 1). Designers familiar with the 8085 or upgrading an 8085 design should note that the 8085 addresses I/O with an 8-bit address on both halves of the 16-bit address bus. The 80C88 uses a full 16-bit address on its lower 16 address lines.

External Interface

Processor Reset and Initialization

Processor initialization or start up is accomplished with activation (HIGH) of the RESET pin. The 80C88 RESET is required to be HIGH for greater than four clock cycles. The 80C88 will terminate operations on the high-going edge of RESET and will remain dormant as long as RESET is HIGH. The low-going transition of RESET triggers an internal reset sequence for approximately 7 clock cycles. After this interval the 80C88 operates normally, beginning with the instruction in absolute location FFFFOH (see Figure 2). The RESET input is internally synchronized to the processor clock. At initialization, the HIGH to LOW transition of RESET must occur no sooner than 50μ s after power up, to allow complete initialization of the 80C88.

NMI will not be recognized if asserted prior to the second CLK cycle following the end of RESET.

Bus Hold Circuitry

To avoid high current conditions caused by floating inputs to CMOS devices and to eliminate the need for pull-up/down resistors, "bus-hold" circuitry has been used on 80C88 pins 2-16, 26-32 and 34-39 (see Figure 6A and 6B). These circuits maintain a valid logic state if no driving source is present (i.e., an unconnected pin or a driving source which goes to a high impedance state).

To override the "bus hold" circuits, an external driver must be capable of supplying 400μ A minimum sink or source current at valid input voltage levels. Since this "bus hold" circuitry is active and not a "resistive" type element, the associated power supply current is negligible. Power dissipation is significantly reduced when compared to the use of passive pull-up resistors.

Interrupt Operations

Interrupt operations fall into two classes: software or hardware initiated. The software initiated interrupts and software aspects of hardware interrupts are specified in the instruction set description. Hardware interrupts can be classified as nonmusical or maskable.

Interrupts result in a transfer of control to a new program location. A 256 element table containing address pointers to the interrupt service program locations resides in absolute locations 0 through 3FFH (see Figure 2), which are reserved for this purpose. Each element in the table is 4-bytes in size and corresponds to an interrupt "type". An interrupting device supplies an 8-bit type number, during the interrupt acknowledge sequence, which is used to vector through the appropriate element to the new interrupt service program location.



FIGURE 6A. BUS HOLD CIRCUITRY PINS 2-16 AND 35-39



FIGURE 6B. BUS HOLD CIRCUITRY PINS 26-32 AND 34 FIGURE 6.

Non-Maskable Interrupt (NMI)

The processor provides a single non-maskable interrupt (NMI) pin which has higher priority than the maskable interrupt request (INTR) pin. A typical use would be to activate a power failure routine. The NMI is edge-triggered on a LOW to High transition. The activation of this pin causes a type 2 interrupt.

NMI is required to have a duration in the HIGH state of greater than two clock cycles, but is not required to be synchronized to the clock. An high going transition of NMI is latched on-chip and will be serviced at the end of the current instruction or between whole moves (2-bytes in the case of word moves) of a block type instruction. Worst case response to NMI would be for multiply, divide, and variable shift instructions. There is no specification on the occurrence of the low-going edge; it may occur before, during, or after the servicing of NMI. Another high-going edge triggers another response if it occurs after the start of the NMI procedure.

The signal must be free of logical spikes in general and be free of bounces on the low-going edge to avoid triggering extraneous responses.

Maskable Interrupt (INTR)

The 80C88 provides a singe interrupt request input (INTR) which can be masked internally by software with the resetting of the interrupt enable (IF) flag bit. The interrupt request signal is level triggered. It is internally synchronized during each clock cycle on the high-going edge of CLK.

To be responded to, INTR must be present (HIGH) during the clock period preceding the end of the current instruction or the end of a whole move for a block type instruction. INTR <u>may</u> be removed anytime after the falling edge of the first INTA signal. During interrupt response sequence, further interrupts are disabled. The enable bit is reset as part of the response to any interrupt (INTR, NMI, software interrupt, or single step). The FLAGS register, which is automatically pushed onto the stack, reflects the state of the processor prior to the interrupt. The enable bit will be zero until the old FLAGS register is restored, unless specifically set by an instruction.

During the response sequence (see Figure 7), the processor executes two successive (back-to-back) interrupt acknowledge cycles. The 80C88 emits to LOCK signal (maximum mode only) from T2 of the first bus cycle until T2 of the second. A local bus "hold" request will not be honored until the end of the second bus cycle. In the second bus cycle, a byte is fetched from the external interrupt system (e.g., 82C59A PIC) which identifies the source (type) of the interrupt. This byte is multiplied by four and used as a pointer into the interrupt vector lookup table.

An INTR signal left HIGH will be continually responded to within the limitations of the enable bit and sample period. INTR may be removed anytime after the falling edge of the first INTA signal. The interrupt return instruction includes a flags pop which returns the status of the original interrupt enable bit when it restores the flags.





Halt

When a software HALT instruction is executed, the processor indicates that it is entering the HALT state in one of two ways, depending upon which mode is strapped. In minimum mode, the processor issues ALE, delayed by one clock cycle, to allow the system to latch the halt status. Halt status is available on IO/\overline{M} , DT/R, and $\overline{SS0}$. In maximum mode, the processor issues appropriate HALT status on $\overline{S2}$, $\overline{S1}$ and $\overline{S0}$, and the 82C88 bus controller issues one ALE. The 80C88 will not leave the HALT state when a local bus hold is entered while in HALT. In this case, the processor reissues the HALT indicator at the end of the local bus hold.

An interrupt request or RESET will force the 80C88 out of the HALT state.

<u>Read/</u>Modify/Write (Semaphore) Operations Via LOCK

The LOCK status information is provided by the processor when consecutive bus cycles are required during the execution of an instruction. This allows the processor to perform read/modify/write operations on memory (via the "exchange register with memory" instruction), without another system bus master receiving intervening memory cycles. This is useful in multiprocessor system configurations to accomplish "test and set lock" operations. The LOCK signal is activated (LOW) in the clock cycle following decoding of the LOCK prefix instruction. It is deactivated at the end of the last bus cycle of the instruction following the LOCK prefix. While LOCK is active, a request on a RQ/GT pin will be recorded, and then honored at the end of the LOCK.

External Synchronization Via TEST

As an alternative to interrupts, the 80C88 provides a single software-testable input pin (TEST). This input is utilized by executing a WAIT instruction. The single WAIT instruction is repeatedly executed until the TEST input goes active (LOW). The execution of WAIT does not consume bus cycles once the queue is full.

If a local bus request occurs during WAIT execution, the 80C88 three-states all output drivers while inputs and I/O pins are held at valid logic levels by internal bus-hold circuits. If interrupts are enabled, the 80C88 will recognize interrupts and process them when it regains control of the bus.

Basic System Timing

In minimum mode, the MN/ $\overline{\text{MX}}$ pin is strapped to V_{CC} and the processor emits bus control signals ($\overline{\text{RD}}$, $\overline{\text{WR}}$, $\overline{\text{IO/M}}$, etc.) directly. In maximum mode, the MN/ $\overline{\text{MX}}$ pin is strapped to GND and the processor emits coded status information which the 82C88 bus controller uses to generate MULTIBUSTM compatible bus control signals.

System Timing - Minimum System

The read cycle begins in T1 with the assertion of the address latch enable (ALE) signal (see Figure 5). The trailing (low going) edge of this signal is used to latch the address information, which is valid on the address data bus (ADO-AD7) at this time, into the 82C82/82C83 latch. Address lines A8 through A15 do not need to be latched because they remain valid throughout the bus cycle. From T1 to T4 the IO/M signal indicates a memory or I/O operation. At T2 the address is removed from the address data bus and the bus is held at the last valid logic state by internal bus-hold devices. The read control signal is also asserted at T2. The read (RD) signal causes the addressed device to enable its data bus drivers to the local bus. Some time later, valid data

will be available on the bus and the addressed device will drive the READY line HIGH. When the processor returns the read signal to a HIGH level, the addressed device will again three-state its bus drivers. If a transceiver (82C86/82C87) is required to buffer the local bus, signals DT/R and DEN are provided by the 80C88.

A write cycle also begins with the assertion of ALE and the emission of the address. The IO/M signal is again asserted to indicate a memory or I/O write operation. In T2, immediately following the address emission, the processor emits the data to be written into the addressed location. This data remains valid until at least the middle of T4. During T2, T3, and Tw, the processor asserts the write control signal. The write (WR) signal becomes active at the beginning of T2, as opposed to the read, which is delayed somewhat into T2 to provide time for output drivers to become inactive.

The basic difference between the interrupt acknowledge cycle and a read cycle is that the interrupt acknowledge (INTA) signal is asserted in place of the read (\overline{RD}) signal and the address bus is held at the last valid logic state by internal bus-hold devices (see Figure 6. In the second of two successive INTA cycles, a byte of information is read from the data bus, as supplied by the interrupt system logic (i.e., 82C59A priority interrupt controller). This byte identifies the source (type) of the interrupt. It is multiplied by four and used as a pointer into the interrupt vector lookup table, as described earlier.

Bus Timing - Medium Complexity Systems

For medium complexity systems, the MN/MX pin is connected to GND and the 82C88 bus controller is added to the system, as well as an 82C82/82C83 latch for latching the system address, and an 82C86/82C87 transceiver to allow for bus loading greater than the 80C88 is capable of handling (see Figure 8). Signals ALE, DEN, and DT/R are generated by the 82C88 instead of the processor in this configuration, although their timing remains relatively the same. The 80C88 status outputs (S2, S1 and S0) provide type of cycle information and become 82C88 inputs. This bus cycle information specifies read (code, data or I/O), write (data or I/O), interrupt acknowledge, or software halt. The 82C88 thus issues control signals specifying memory read or write, I/O read or write, or interrupt acknowledge. The 82C88 provides two types of write strobes, normal and advanced, to be applied as required. The normal write strobes have data valid at the leading edge of write. The advanced write strobes have the same timing as read strobes, and hence, data is not valid at the leading edge of write. The 82C86/82C87 transceiver receives the usual T and \overline{OE} inputs from the 82C88 DT/R and \overline{DEN} outputs.

The pointer into the interrupt vector table, which is passed during the second INTA cycle, can derive from an 82C59A located on either the local bus or the system bus. If the master 82C59A priority interrupt controller is positioned on the local bus, the 82C86/82C87 transceiver must be

disabled when reading from the master 82C59A during the interrupt acknowledge sequence and software "poll".

The 80C88 Compared to the 80C86

The 80C88 CPU is a 8-bit processor designed around the 8086 internal structure. Most internal functions of the 80C88 are identical to the equivalent 80C86 functions. The 80C88 handles the external bus the same way the 80C86 does with the distinction of handling only 8-bits at a time. Sixteen-bit operands are fetched or written in two consecutive bus cycles. Both processors will appear identical to the software engineer, with the exception of execution time. The internal register structure is identical and all instructions have the same end result. Internally, there are three differences between the 80C88 and the 80C86. All changes are related to the 8-bit bus interface.

- The queue length is 4-bytes in the 80C88, whereas the 80C86 queue contains 6-bytes, or three words. The queue was shortened to prevent overuse of the bus by the BIU when prefetching instructions. This was required because of the additional time necessary to fetch instructions 8-bits at a time.
- To further optimize the queue, the prefetching algorithm was changed. The 80C88 BIU will fetch a new instruction to load into the queue each time there is a 1-byte space available in the queue. The 80C86 waits until a 2-byte space is available.

The internal execution time of the instruction set is affected by the 8-bit interface. All 16-bit fetches and writes from/to memory take an additional four clock cycles. The CPU is also limited by the speed of instruction fetches. This latter problem only occurs when a series of simple operations occur. When the more sophisticated instructions of the 80C88 are being used, the queue has time to fill the execution proceeds as fast as the execution unit will allow.

The 80C88 and 80C86 are completely software compatible by virtue of their identical execution units. Software that is system dependent may not be completely transferable, but software that is not system dependent will operate equally as well on an 80C88 or an 80C86.

The hardware interface of the 80C88 contains the major differences between the two CPUs. The pin assignments are nearly identical, however, with the following functional changes:

- A8-A15: These pins are only address outputs on the 80C88. These address lines are latched internally and remain valid throughout a bus cycle in a manner similar to the 8085 upper address lines.
- BHE has no meaning on the 80C88 and has been eliminated.
- SS0 provides the S0 status information in the minimum mode. This output occurs on pin 34 in minimum mode

AC Electrical Specifications

$$\begin{split} &V_{CC} = 5.0V \pm 10\%; \ T_A = 0^\circ C \ to \ +70^\circ C \ (C80C88, \ C80C88-2) \\ &V_{CC} = 5.0V \pm 10\%; \ T_A = -40^\circ C \ to \ +85^\circ C \ (I80C88, \ I80C88-2) \\ &V_{CC} = 5.0V \pm 10\%; \ T_A = -55^\circ \ to \ +125^\circ C \ (M80C88) \ \textbf{(Continued)} \end{split}$$

			TEST	80C88		80C88-2		
s	YMBOL	PARAMETER	CONDITIONS	MIN	MAX	MIN	MAX	UNITS
(33)	TCLRL	RD Active Delay	CL = 100pF	10	165	10	100	ns
(34)	TCLRH	RD Inactive Delay	CL = 100pF	10	150	10	80	ns
(35)	TRHAV	RD Inactive to Next Address Active	CL = 100pF	TCLCL-45	-	TCLCL-40	-	ns
(36)	TCLHAV	HLDA Valid Delay	CL = 100pF	10	160	10	100	ns
(37)	TRLRH	RD Width	CL = 100pF	2TCLCL-75	-	2TCLCL-50	-	ns
(38)	TWLWH	WR Width	CL = 100pF	2TCLCL-60	-	2TCLCL-40	-	ns
(39)	TAVAL	Address Valid to ALE Low	CL = 100pF	TCLCH-60	-	TCLCH-40	-	ns
(40)	TOLOH	Output Rise Time	From 0.8V to 2.0V	-	15	-	15	ns
(41)	TOHOL	Output Fall Time	From 2.0V to 0.8V	-	15	-	15	ns

NOTES:

6. Signal at 82C84A shown for reference only.

7. Setup requirement for asynchronous signal only to guarantee recognition at next CLK.

8. Applies only to T2 state (8ns into T3).

Waveforms



FIGURE 9. BUS TIMING - MINIMUM MODE SYSTEM

NOTES:

- 9. RDY is sampled near the end of T2, T3, TW to determine if TW machine states are to be inserted.
- 10. Signals at 82C84A are shown for reference only.

Waveforms (Continued)



NOTES:

FIGURE 10. BUS TIMING - MINIMUM MODE SYSTEM (Continued)

- 1. Two INTA cycles run back-to-back. The 80C88 local ADDR/DATA bus is floating during both INTA cycles. Control signals are shown for the second INTA cycle.
- 2. Signals at 82C84A are shown for reference only.

AC Electrical Specifications

$\begin{array}{l} V_{CC} = 5.0V{\pm}10\%; \ T_A = 0^{\circ}C \ to \ +70^{\circ}C \ (C80C88, \ C80C88-2) \\ V_{CC} = 5.0V{\pm}10\%; \ T_A = -40^{\circ}C \ to \ +85^{\circ}C \ (I80C88, \ I80C88-2) \\ V_{CC} = 5.0V{\pm}10\%; \ T_A = -55^{\circ}C \ to \ +125^{\circ}C \ (M80C88) \end{array}$

MAX MODE SYSTEM (USING 82C88 BUS CONTROLLER)

				80C88		80C88-2		
s	YMBOL	PARAMETER	TEST CONDITIONS	MIN	МАХ	MIN	МАХ	UNITS
TIMIN	G REQUIREN	MENTS						
(1)	TCLCL	CLK Cycle Period		200	-	125	-	ns
(2)	TCLCH	CLK Low Time		118	-	68	-	ns
(3)	TCHCL	CLK High Time		69	-	44	-	ns
(4)	TCH1CH2	CLK Rise Time	From 1.0V to 3.5V	-	10	-	10	ns
(5)	TCL2CL1	CLK Fall Time	From 3.5V to 1.0V	-	10	-	10	ns
(6)	TDVCL	Data in Setup Time		30	-	20	-	ns
(7)	TCLDX1	Data In Hold Time		10	-	10	-	ns
(8)	TR1VCL	RDY Setup Time into 82C84 (Notes 13,14)		35	-	35	-	ns
(9)	TCLR1X	RDY Hold Time into 82C84 (Notes 13,14)		0	-	0	-	ns
(10)	TRYHCH	READY Setup Time into 80C88		118	-	68	-	ns
(11)	TCHRYX	READY Hold Time into 80C88		30	-	20	-	ns
(12)	TRYLCL	READY Inactive to CLK (Note15)		-8	-	-8	-	ns
(13)	TINVCH	Setup Time for Recognition (INTR, NMI, TEST) (Note 14)		30	-	15	-	ns
(14)	TGVCH	RQ/GT Setup Time		30	-	15	-	ns
(15)	TCHGX	RQ Hold Time into 80C88 (Note 16)		40	TCHCL + 10	30	TCHCL + 10	ns
(16)	TILIH	Input Rise Time (Except CLK)	From 0.8V to 2.0V	-	15	-	15	ns
(17)	TIHIL	Input Fall Time (Except CLK)	From 2.0V to 0.8V	-	15	-	15	ns
TIMIN	G RESPONS	ES						
(18)	TCLML	Command Active Delay (Note13)		5	35	5	35	ns
(19)	TCLMH	Command Inactive (Note 13)		5	35	5	35	ns
(20)	TRYHSH	READY Active to Status Passive (Notes 15, 17)		-	110	-	65	ns
(21)	TCHSV	Status Active Delay		10	110	10	60	ns
(22)	TCLSH	Status Inactive Delay (Note 17)	-	10	130	10	70	ns
(23)	TCLAV	Address Valid Delay	CL = 100pF	10	110	10	60	ns
(24)	TCLAX	Address Hold Time	for all 80C88 outputs in	10	-	10	-	ns
(25)	TCLAZ	Address Float Delay	loads.	TCLAX	80	TCLAX	50	ns
(26)	TCHSZ	Status Float Delay	-	-	80	-	50	ns
(27)	TSVLH	Status Valid to ALE High (Note 13)	-	-	20	-	20	ns
(28)	TSVMCH	Status Valid to MCE High (Note 13)		-	30	-	30	ns
(29)	TCLLH	CLK Low to ALE Valid (Note 13)		-	20	-	20	ns
(30)	TCLMCH	CLK Low to MCE High (Note 13)		-	25	-	25	ns
(31)	TCHLL	ALE Inactive Delay (Note 13)		4	18	4	18	ns

Waveforms (Continued)



FIGURE 12. BUS TIMING - MAXIMUM MODE SYSTEM (USING 82C88) (Continued)

NOTES:

- 12. Signals at 82C84A or 82C86 are shown for reference only.
- 13. The issuance of the 82C88 command and control signals (MRDC, MWTC, AMWC, IORC, IOWC, AIOWC, INTA and DEN) lags the active high 82C88 CEN.
- 14. Status inactive in state just prior to T4.
- 15. Cascade address is valid between first and second INTA cycles.
- 16. Two INTA cycles run back-to-back. The 80C88 local ADDR/DATA bus is floating during both INTA cycles. Control for pointer address is shown for second INTA cycle.

Waveforms (Continued)



FIGURE 13. REQUEST/GRANT SEQUENCE TIMING (MAXIMUM MODE ONLY)

NOTE: The coprocessor may not drive the busses outside the region shown without risking contention.



FIGURE 14. HOLD/HOLD ACKNOWLEDGE TIMING (MINIMUM MODE ONLY) NOTE: Setup requirements for asynchronous signals only to guarantee recognition at next CLK.





FIGURE 15. ASYNCHRONOUS SIGNAL RECOGNITION NOTE: Setup requirements for asynchronous signals only to guarantee recognition at next CLK.



FIGURE 16. BUS LOCK SIGNAL TIMING (MAXIMUM MODE ONLY)

Burn-In Circuits (Continued)

NOTES:

- 1. V_{CC} = 5.5V ± 0.5 V, GND = 0V.
- 2. Input voltage limits (except clock): V_{IL} (Maximum) = 0.4V V_{IH} (Minimum) = 2.6V, V_{IH} (Clock) = V_{CC} - 0.4V) minimum.
- 3. VCC/2 is external supply set to 2.7V $\pm 10\%$.
- 4. V_{CL} is generated on program card (V_{CC} 0.65V).
- 5. Pins 13 16 input sequenced instructions from internal hold devices, (DIP Only).
- 6. $F0 = 100 \text{kHz} \pm 10\%$.
- 7. Node (\widehat{A}) = a 40µs pulse every 2.56ms.

COMPONENTS:

- 1. RI = $10k\Omega \pm 5\%$, 1/4W
- 2. RO = $1.2k\Omega \pm 5\%$, 1/4W
- 3. RIO = 2.7k $\Omega \pm 5\%$, 1/4W
- 4. RC = 1k Ω ±5%, 1/4W
- 5. $C = 0.01 \mu F$ (Minimum)

MNEMONIC AND		INSTRUC	TION CODE	
DESCRIPTION	76543210	76543210	76543210	76543210
ARITHMETIC ADD = Add:				
Register/Memory with Register to Either	0 0 0 0 0 0 d w	mod reg r/m		
Immediate to Regis- ter/Memory	10000sw	mod 0 0 0 r/m	data	data if s:w = 01
Immediate to Accumula- tor	0 0 0 0 0 1 0 w	data	data if w = 1	
ADC = Add with Carry:				-
Register/Memory with Register to Either	0 0 0 1 0 0 d w	mod reg r/m		
Immediate to Regis- ter/Memory	10000sw	mod 0 1 0 r/m	data	data if s:w = 01
Immediate to Accumula- tor	0 0 0 1 0 1 0 w	data	data if w = 1	
INC = Increment:				-
Register/Memory	1111111w	mod 0 0 0 r/m		
Register	0 1 0 0 0 reg		_	
AAA = ASCII Adjust for Add	00110111			
DAA = Decimal Adjust for Add	00100111			
SUB = Subtract:				
Register/Memory and Register to Either	0 0 1 0 1 0 d w	mod reg r/m]	
Immediate from Regis- ter/Memory	10000sw	mod 1 0 1 r/m	data	data if s:w = 01
Immediate from Accumu- lator	0010110w	data	data if w = 1	
SBB = Subtract with Borrow				-
Register/Memory and Register to Either	0 0 0 1 1 0 d w	mod reg r/m]	
Immediate from Regis- ter/Memory	10000sw	mod 0 1 1 r/m	data	data if s:w = 01
Immediate from Accumu- lator	0 0 0 1 1 1 0 w	data	data if w = 1	
DEC = Decrement:				1
Register/Memory	1111111w	mod 0 0 1 r/m	7	
Register	0 1 0 0 1 reg		-	
NEG = Change Sign	1111011w	mod 0 1 1 r/m	7	
CMP = Compare:		-	_	
Register/Memory and Register	0 0 1 1 1 0 d w	mod reg r/m		
Immediate with Regis- ter/Memory	10000sw	mod 1 1 1 r/m	data	data if s:w = 01

MNEMONIC AND		INSTRUCT	TION CODE	
DESCRIPTION	76543210	76543210	76543210	76543210
JMP = Unconditional Jump:				
Direct Within Segment	11101001	disp-low	disp-high]
Direct Within Segment- Short	11101011	disp		-
Indirect Within Segment	11111111	mod 1 0 0 r/m		
Direct Intersegment	11101010	offset-low	offset-high]
		seg-low	seg-high	
Indirect Intersegment	11111111	mod 1 0 1 r/m		_
RET = Return from CALL:			-	
Within Segment	11000011	7		
Within Seg Adding Immed to SP	11000010	data-low	data-high	
Intersegment	11001011			

MNEMONIC AND	INSTRUCTION CODE						
DESCRIPTION	76543210	76543210	76543210	76543210			
Intersegment Adding Im- mediate to SP	11001010	data-low	data-high				
JE/JZ = Jump on Equal/Zero	01110100	disp		•			
JL/JNGE = Jump on Less/Not Greater or Equal	01111100	disp					
JLE/JNG = Jump on Less or Equal/ Not Greater	01111110	disp					
JB/JNAE = Jump on Be- low/Not Above or Equal	01110010	disp					
JBE/JNA = Jump on Be- low or Equal/Not Above	01110110	disp					
JP/JPE = Jump on Pari- ty/Parity Even	01111010	disp					
JO = Jump on Overflow	01110000	disp					
JS = Jump on Sign	01111000	disp					
JNE/JNZ = Jump on Not Equal/Not Zero	01110101	disp					
JNL/JGE = Jump on Not Less/Greater or Equal	01111101	disp					
JNLE/JG = Jump on Not Less or Equal/Greater	01111111	disp					
JNB/JAE = Jump on Not Below/Above or Equal	01110011	disp					
JNBE/JA = Jump on Not Below or Equal/Above	01110111	disp					
JNP/JPO = Jump on Not Par/Par Odd	01111011	disp					
JNO = Jump on Not Over- flow	01110001	disp					
JNS = Jump on Not Sign	01111001	disp					
LOOP = Loop CX Times	11100010	disp					
LOOPZ/LOOPE = Loop While Zero/Equal	11100001	disp					
LOOPNZ/LOOPNE = Loop While Not Ze- ro/Equal	11100000	disp					
JCXZ = Jump on CX Zero	11100011	disp					
INT = Interrupt		•	•				
Type Specified	11001101	type					
Туре 3	11001100		-				
INTO = Interrupt on Over- flow	11001110	1					
IRET = Interrupt Return	11001111	1					
PROCESSOR CONTROL							

MNEMONIC AND		INSTRUCT	TION CODE	
DESCRIPTION	76543210	76543210	76543210	76543210
CLC = Clear Carry	11111000		•	•
CMC = Complement Carry	11110101			
STC = Set Carry	11111001	1		
CLD = Clear Direction	1111100	1		
STD = Set Direction	11111101	1		
CLI = Clear Interrupt	11111010	1		
ST = Set Interrupt	11111011	1		
HLT = Halt	11110100	1		
WAIT = Wait	10011011	1		
ESC = Escape (to Exter- nal Device)	11011xxx	mod x x x r/m		
LOCK = Bus Lock Prefix	11110000			



Ceramic Dual-In-Line Frit Seal Packages (CERDIP)

NOTES:

- 1. Index area: A notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark.
- The maximum limits of lead dimensions b and c or M shall be measured at the centroid of the finished lead surfaces, when solder dip or tin plate lead finish is applied.
- 3. Dimensions b1 and c1 apply to lead base metal only. Dimension M applies to lead plating and finish thickness.
- 4. Corner leads (1, N, N/2, and N/2+1) may be configured with a partial lead paddle. For this configuration dimension b3 replaces dimension b2.
- 5. This dimension allows for off-center lid, meniscus, and glass overrun.
- 6. Dimension Q shall be measured from the seating plane to the base plane.
- 7. Measure dimension S1 at all four corners.
- 8. N is the maximum number of terminal positions.
- 9. Dimensioning and tolerancing per ANSI Y14.5M 1982.
- 10. Controlling dimension: INCH.

F40.6	MIL-STD-1835	GDIP1-T40 (D-5, CONFI	GURATION A)
40 LEA	CERAMIC DU	AL-IN-LINE	FRIT SEAL	PACKAGE

	INCHES		MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
A	-	0.225	-	5.72	-
b	0.014	0.026	0.36	0.66	2
b1	0.014	0.023	0.36	0.58	3
b2	0.045	0.065	1.14	1.65	-
b3	0.023	0.045	0.58	1.14	4
С	0.008	0.018	0.20	0.46	2
c1	0.008	0.015	0.20	0.38	3
D	-	2.096	-	53.24	5
E	0.510	0.620	12.95	15.75	5
е	0.100 BSC		2.54 BSC		-
eA	0.600 BSC		15.24 BSC		-
eA/2	0.300 BSC		7.62 BSC		-
L	0.125	0.200	3.18	5.08	-
Q	0.015	0.070	0.38	1.78	6
S1	0.005	-	0.13	-	7
α	90°	105º	90°	105º	-
aaa	-	0.015	-	0.38	-
bbb	-	0.030	-	0.76	-
CCC	-	0.010	-	0.25	-
М	-	0.0015	-	0.038	2, 3
Ν	40		40		8

Rev. 0 4/94

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

