

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Active |
|----------------------------|---|
| Core Processor | HCS12 |
| Core Size | 16-Bit |
| Speed | 25MHz |
| Connectivity | EBI/EMI, I ² C, SCI, SPI |
| Peripherals | POR, PWM, WDT |
| Number of I/O | 60 |
| Program Memory Size | 64KB (64K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 4K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.35V ~ 2.75V |
| Data Converters | A/D 16x10b; D/A 2x8b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 125°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 80-QFP |
| Supplier Device Package | 80-QFP (14x14) |
| Purchase URL | https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mc9s12e64mfu |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Chapter 1 MC9S12E128 Device Overview (MC9S12E128DGV1)

| Address | Name | | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|---------|-------------|---|-------|-------|-------|-------|-------|-------|-------|-------|
| 0,0164 | Beconvod | R | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| UXUTUA | Reserveu | W | | | | | | | | |
| 0v016P | Pacanyod | R | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| UXUTUB | Reserveu | W | | | | | | | | |
| 0.0160 | Reserved | R | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 00100 | Reserved | W | | | | | | | | |
| 0v016D | Pacanyod | R | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 000100 | I Cesei veu | W | | | | | | | | |
| | Reserved | R | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| UXUIOE | I Cesei veu | W | | | | | | | | |
| 0x016F | Reserved | R | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | Reserved | W | | | | | | | | |

0x0140 – 0x016F TIM1 (Timer 16 Bit 4 Channels) (Sheet 4 of 4)

0x0170 – 0x017F Reserved

| Address | Name | | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------------------|----------|---|-------|-------|-------|-------|-------|-------|-------|-------|
| 0x0110– 0x013F | Reserved | R | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | Reserveu | w | | | | | | | | |

0x0180 – 0x01AF TIM2 (Timer 16 Bit 4 Channels) (Sheet 1 of 3)

| Address | Name | | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|---------|-----------|---|---------|--------|--------|---------|-------|-------|-------|-------|
| 0x0180 | TIOS | R | 1057 | 1056 | 1085 | 1054 | 0 | 0 | 0 | 0 |
| 0.00100 | | W | | | | | | | | |
| 0x0181 | CEORC | R | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0,0101 | orono | W | FOC7 | FOC6 | FOC5 | FOC4 | | | | |
| 0x0182 | OC7M | R | 0C7M7 | 007M6 | OC7M5 | OC7M4 | 0 | 0 | 0 | 0 |
| 000102 | 00/10 | W | 00/11/1 | 007100 | 00/100 | 00/1014 | | | | |
| 0x0183 | | R | | 00706 | 00705 | 00704 | 0 | 0 | 0 | 0 |
| | 0070 | W | 00707 | 00700 | 00700 | 00704 | | | | |
| 0.0194 | TCNT (hi) | R | Bit 15 | 14 | 13 | 12 | 11 | 10 | 9 | Bit 8 |
| 070104 | | W | | | | | | | | |
| 0v0185 | | R | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| 0.0105 | | W | | | | | | | | |
| 0x0186 | TSCR1 | R | TEN | TSWAI | TSFR7 | TEECA | 0 | 0 | 0 | 0 |
| 0,0100 | TOORT | W | | 10000 | TOTICE | 1110/ | | | | |
| 0x0187 | TTOV | R | τον/7 | TOV6 | TOV/5 | τον/4 | 0 | 0 | 0 | 0 |
| 0.0107 | 1100 | W | 1017 | 1010 | 1000 | 1014 | | | | |
| 0x0188 | TCTI 1 | R | OM7 | | OM6 | 016 | OM5 | 015 | OM4 | |
| 0.0100 | IOILI | W | | | 0,010 | | | | | |



| FPOPEN | FPHDIS | FPHS[1] | FPHS[0] | FPLDIS | FPLS[1] | FPLS[0] | Function ¹ |
|--------|--------|---------|---------|--------|---------|---------|---------------------------------|
| 1 | 1 | x | x | 1 | x | х | No protection |
| 1 | 1 | х | х | 0 | х | х | Protect low range |
| 1 | 0 | х | х | 1 | х | х | Protect high range |
| 1 | 0 | х | х | 0 | х | х | Protect high and low ranges |
| 0 | 1 | х | х | 1 | х | х | Full Flash array protected |
| 0 | 0 | х | х | 1 | х | х | Unprotected high range |
| 0 | 1 | х | х | 0 | х | х | Unprotected low range |
| 0 | 0 | x | x | 0 | x | х | Unprotected high and low ranges |

¹ For range sizes refer to Table 2-10 and Table 2-11 or .

| FPHS[1:0] | Address Range | Range Size |
|-----------|---------------|------------|
| 00 | 0xF800–0xFFFF | 2 Kbytes |
| 01 | 0xF000-0xFFFF | 4 Kbytes |
| 10 | 0xE000-0xFFFF | 8 Kbytes |
| 11 | 0xC000-0xFFFF | 16 Kbytes |

Table 2-10. Flash Protection Higher Address Range

Table 2-11. Flash Protection Lower Address Range

| FPLS[1:0] | Address Range | Range Size |
|-----------|---------------|------------|
| 00 | 0x4000-0x43FF | 1 Kbyte |
| 01 | 0x4000-0x47FF | 2 Kbytes |
| 10 | 0x4000-0x4FFF | 4 Kbytes |
| 11 | 0x4000-0x5FFF | 8 Kbytes |

Figure 2-9 illustrates all possible protection scenarios. Although the protection scheme is loaded from the Flash array after reset, it is allowed to change in normal modes. This protection scheme can be used by applications requiring re-programming in single chip mode while providing as much protection as possible if no re-programming is required.

```
)(P_____
```

Chapter 2 128 Kbyte Flash Module (FTS128K1V1)



In normal modes, all FABHI and FABLO bits read 0 and are not writable. In special modes, the FABHI and FABLO bits are readable and writable. For sector erase, the MCU address bits [9:0] are ignored. For mass erase, any address within the Flash array is valid to start the command.

2.3.2.10 Flash Data Register (FDATA)

FDATAHI and FDATALO are the Flash data registers.





In normal modes, all FDATAHI and FDATALO bits read 0 and are not writable. In special modes, all FDATAHI and FDATALO bits are readable and writable when writing to an address within the Flash address range.

2.3.2.11 RESERVED3

This register is reserved for factory testing and is not accessible to the user.





2.4.1.3.2 Program Command

The program operation will program a previously erased word in the Flash array using an embedded algorithm.

An example flow to execute the program operation is shown in Figure 2-23. The program command write sequence is as follows:

- 1. Write to a Flash array address to start the command write sequence for the program command. The data written will be programmed to the Flash array address written.
- 2. Write the program command, 0x20, to the FCMD register.
- 3. Clear the CBEIF flag in the FSTAT register by writing a 1 to CBEIF to launch the program command.

If a word to be programmed is in a protected area of the Flash array, the PVIOL flag in the FSTAT register will set and the program command will not launch. Once the program command has successfully launched, the CCIF flag in the FSTAT register will set after the program operation has completed unless a new command write sequence has been buffered. By executing a new program command write sequence on sequential words after the CBEIF flag in the FSTAT register has been set, up to 55% faster programming time per word can be effectively achieved than by waiting for the CCIF flag to set after each program operation.



| Port | Pin Name | Pin Function | Description | Pin Function after Reset |
|---------|-------------|--------------|--|-----------------------------|
| Port AD | PAD15 | AN15 | Analog-to-digital converter input channel 15 | GPIO |
| | | KWAD15 | Keyboard wake-up interrupt 15 | |
| | | GPIO | General-purpose I/O | |
| | PAD14 | AN14 | Analog-to-digital converter input channel 14 | |
| | | KWAD14 | Keyboard wake-up interrupt 14 | |
| | | GPIO | General-purpose I/O | |
| | PAD13 | AN13 | Analog-to-digital converter input channel 13 | |
| | | KWAD13 | Keyboard wake-up interrupt 13 | |
| | | GPIO | General-purpose I/O | |
| | PAD12 | AN12 | Analog-to-digital converter input channel 12 | |
| | | KWAD12 | Keyboard wake-up interrupt 12 | |
| | | GPIO | General-purpose I/O | |
| | PAD11 | AN11 | Analog-to-digital converter input channel 11 | |
| | | KWAD11 | Keyboard wake-up interrupt 11 | |
| | | GPIO | General-purpose I/O | |
| | PAD10 | AN10 | Analog-to-digital converter input channel 10 | |
| | | KWAD10 | Keyboard wake-up interrupt 10 | |
| | | GPIO | General-purpose I/O | |
| | PAD9 | AN9 | Analog-to-digital converter input channel 9 | |
| | | KWAD9 | Keyboard wake-up interrupt 9 | |
| | | GPIO | General-purpose I/O | |
| | PAD8 | AN8 | Analog-to-digital converter input channel 8 | |
| | | KWAD8 | Keyboard wake-up interrupt 8 | |
| | | GPIO | General-purpose I/O | |
| | PAD7 | AN7 | Analog-to-digital converter input channel 7 | |
| | | KWAD7 | Keyboard wake-up interrupt 7 | |
| | | GPIO | General-purpose I/O | |
| | PAD6 | AN6 | Analog-to-digital converter input channel 6 | |
| | | KWAD6 | Keyboard wake-up interrupt 6 | |
| | | GPIO | General-purpose I/O | |
| | PAD5 | AN5 | Analog-to-digital converter input channel 5 | |
| | | KWAD5 | Keyboard wake-up interrupt 5 | |
| | | GPIO | General-purpose I/O | |
| | PAD4 | AN4 | Analog-to-digital converter input channel 4 | |
| | | KWAD4 | Keyboard wake-up interrupt 4 | |
| | | GPIO | General-purpose I/O | |
| | PAD3 | AN3 | Analog-to-digital converter input channel 3 | |
| | | KWAD3 | Keyboard wake-up interrupt 3 | |
| | | GPIO | General-purpose I/O | |
| | PAD2 | AN2 | Analog-to-digital converter input channel 2 | |
| | | KWAD2 | Keyboard wake-up interrupt 2 | |
| | | GPIO | General-purpose I/O | |
| | PAD1 | AN1 | Analog-to-digital converter input channel 1 | |
| | | KWAD1 | Keyboard wake-up interrupt 1 | |
| | | GPIO | General-purpose I/O | |
| | PAD0 | AN0 | Analog-to-digital converter input channel 0 | |
| | | KWAD0 | Keyboard wake-up interrupt 0 | |
| | | GPIO | General-purpose I/O | |

| Table 3-1. | Detailed | Signal | Descriptions | (Sheet 3 d | of 6) |
|------------|----------|--------|--------------|------------|-------|
|------------|----------|--------|--------------|------------|-------|



3.3.6.5 Port T Pull Device Enable Register (PERT)





Read: Anytime. Write: Anytime.

This register configures whether a pull-up or a pull-down device is activated on configured input pins. If a pin is configured as output, the corresponding Pull Device Enable Register bit has no effect.

Table 3-29. PERT Field Descriptions

| Field | Description |
|------------------|--|
| 7:0 PERT[7:0] | Pull Device Enable Port T0 Pull-up or pull-down device is disabled.1 Pull-up or pull-down device is enabled. |

3.3.6.6 Port T Polarity Select Register (PPST)

| _ | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------|-------|-------|-------|-------|-------|-------|-------|-------|
| R W | PPST7 | PPST6 | PPST5 | PPST4 | PPST3 | PPST2 | PPST1 | PPST0 |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Figure 3-41. Port T Polarity Select Register (PPST)

Read: Anytime. Write: Anytime.

The Port T Polarity Select Register selects whether a pull-down or a pull-up device is connected to the pin. The Port T Polarity Select Register is effective only when the corresponding Data Direction Register bit is set to 0 (input) and the corresponding Pull Device Enable Register bit is set to 1.

Table 3-30. PPST Field Descriptions

| Field | Description |
|------------------|--|
| 7:0 PPST[7:0] | Pull Select Port T 0 A pull-up device is connected to the associated port T pin. 1 A pull-down device is connected to the associated port T pin. |



Chapter 4 Clocks and Reset Generator (CRGV4)





4.3.2.1 CRG Synthesizer Register (SYNR)

The SYNR register controls the multiplication factor of the PLL. If the PLL is on, the count in the loop divider (SYNR) register effectively multiplies up the PLL clock (PLLCLK) from the reference frequency by 2 x (SYNR+1). PLLCLK will not be below the minimum VCO frequency (f_{SCM}).

 $PLLCLK = 2xOSCCLKx \frac{(SYNR + 1)}{(REFDV + 1)}$

NOTE

If PLL is selected (PLLSEL=1), Bus Clock = PLLCLK / 2 Bus Clock must not exceed the maximum operating system frequency.



Figure 4-4. CRG Synthesizer Register (SYNR)

Read: anytime

Write: anytime except if PLLSEL = 1

NOTE

Write to this register initializes the lock detector bit and the track detector bit.



| Field | Description |
|-------------|--|
| 1 RTIWAI | RTI Stops in Wait Mode Bit — Write: anytime 0 RTI keeps running in wait mode. 1 RTI stops and initializes the RTI dividers whenever the part goes into wait mode. |
| 0 COPWAI | COP Stops in Wait Mode Bit — Normal modes: Write once — Special modes: Write anytime 0 COP keeps running in wait mode. 1 COP stops and initializes the COP dividers whenever the part goes into wait mode. |

Table 4-4. CLKSEL Field Descriptions (continued)

4.3.2.7 CRG PLL Control Register (PLLCTL)

This register controls the PLL functionality.

7 6 5 4 0 3 2 1 R 0 CME PLLON AUTO ACQ PRE PCE SCME W Reset 1 1 1 1 0 0 0 1 = Unimplemented or Reserved

Figure 4-10. CRG PLL Control Register (PLLCTL)

Read: anytime

Write: refer to each bit for individual write conditions

| Table 4-5. PLLCTL Field Descriptions | Table 4-5 | PLLCTL | . Field | Descriptions |
|--------------------------------------|-----------|--------|---------|--------------|
|--------------------------------------|-----------|--------|---------|--------------|

| Field | Description |
|------------|---|
| 7 CME | Clock Monitor Enable Bit — CME enables the clock monitor. Write anytime except when SCM = 1. 0 Clock monitor is disabled. 1 Clock monitor is enabled. Slow or stopped clocks will cause a clock monitor reset sequence or self-clock mode. |
| | Note: Operating with CME = 0 will not detect any loss of clock. In case of poor clock quality this could cause unpredictable operation of the MCU. |
| | Note: In Stop Mode (PSTP = 0) the clock monitor is disabled independently of the CME bit setting and any loss of clock will not be detected. |
| 6 PLLON | Phase Lock Loop On Bit — PLLON turns on the PLL circuitry. In self-clock mode, the PLL is turned on, but the PLLON bit reads the last latched value. Write anytime except when PLLSEL = 1. 0 PLL is turned off. 1 PLL is turned on. If AUTO bit is set, the PLL will lock automatically. |
| 5 AUTO | Automatic Bandwidth Control Bit — AUTO selects either the high bandwidth (acquisition) mode or the low bandwidth (tracking) mode depending on how close to the desired frequency the VCO is running. Write anytime except when PLLWAI=1, because PLLWAI sets the AUTO bit to 1. 0 Automatic mode control is disabled and the PLL is under software control, using ACQ bit. 1 Automatic mode control is enabled and ACQ bit has no effect. |
| 4 ACQ | Acquisition Bit — Write anytime. If AUTO=1 this bit has no effect. 0 Low bandwidth filter is selected. 1 High bandwidth filter is selected. |



4.3.2.10 Reserved Register (FORBYP)

NOTE

This reserved register is designed for factory test purposes only, and is not intended for general user access. Writing to this register when in special modes can alter the CRG's functionality.



Figure 4-13. Reserved Register (FORBYP)

Read: always read 0x0000 except in special modes

Write: only in special modes

4.3.2.11 Reserved Register (CTCTL)

NOTE

This reserved register is designed for factory test purposes only, and is not intended for general user access. Writing to this register when in special test modes can alter the CRG's functionality.



Figure 4-14. Reserved Register (CTCTL)

Read: always read 0x0080 except in special modes

Write: only in special modes



Chapter 6 Analog-to-Digital Converter (ATD10B16CV2)

6.3.2.6 ATD Control Register 5 (ATDCTL5)

This register selects the type of conversion sequence and the analog input channels sampled. Writes to this register will abort current conversion sequence and start a new conversion sequence. If external trigger is enabled (ETRIGE = 1) an initial write to ATDCTL5 is required to allow starting of a conversion sequence which will then occur on each trigger event. Start of conversion means the beginning of the sampling phase.



Figure 6-8. ATD Control Register 5 (ATDCTL5)

Read: Anytime

Write: Anytime

| Field | Description |
|-----------|---|
| 7 DJM | Result Register Data Justification — This bit controls justification of conversion data in the result registers. See Section 6.3.2.16, "ATD Conversion Result Registers (ATDDRx)" for details. Left justified data in the result registers. Right justified data in the result registers. |
| 6 DSGN | Result Register Data Signed or Unsigned Representation — This bit selects between signed and unsigned conversion data representation in the result registers. Signed data is represented as 2's complement. Signed data is not available in right justification. See <st-bold>6.3.2.16 ATD Conversion Result Registers (ATDDRx) for details.</st-bold> 0 Unsigned data representation in the result registers. 1 Signed data representation in the result registers. Table 6-11 summarizes the result data formats available and how they are set up using the control bits. Table 6-12 illustrates the difference between the signed and unsigned, left justified output codes for an input signal range between 0 and 5.12 Volts. |
| 5 SCAN | Continuous Conversion Sequence Mode — This bit selects whether conversion sequences are performed continuously or only once. If external trigger is enabled (ETRIGE=1) setting this bit has no effect, that means each trigger event starts a single conversion sequence. 0 Single conversion sequence 1 Continuous conversion sequences (scan mode) |
| 4 MULT | Multi-Channel Sample Mode — When MULT is 0, the ATD sequence controller samples only from the specified analog input channel for an entire conversion sequence. The analog channel is selected by channel selection code (control bits CD/CC/CB/CA located in ATDCTL5). When MULT is 1, the ATD sequence controller samples across channels. The number of channels sampled is determined by the sequence length value (S8C, S4C, S2C, S1C). The first analog channel examined is determined by channel selection code (CC, CB, CA control bits); subsequent channels sampled in the sequence are determined by incrementing the channel selection code or wrapping around to AN0 (channel 0. |

Table 6-10. ATDCTL5 Field Descriptions



Chapter 7 Digital-to-Analog Converter (DAC8B1CV1)



Figure 7-1. DAC8B1C Functional Block Diagram

7.2 External Signal Description

The DAC8B1C module requires four external pins. These pins are listed in Table 7-1 below.

| Name | Function |
|------------------|---|
| DAO | DAC channel output |
| V _{DDA} | DAC power supply |
| V _{SSA} | DAC ground supply |
| V _{REF} | Reference voltage for DAC conversion |
| V _{RL} | Reference ground voltage connected to V _{SSA} outside the DAC boundary |

Table 7-1. DAC8B1C External Pin Descriptions



Chapter 8 Serial Communication Interface (SCIV3)

8.2 External Signal Description

The SCI module has a total of two external pins.

8.2.1 TXD — SCI Transmit Pin

The TXD pin transmits SCI (standard or infrared) data. It will idle high in either mode and is high impedance anytime the transmitter is disabled.

8.2.2 RXD — SCI Receive Pin

The RXD pin receives SCI (standard or infrared) data. An idle line is detected as a line high. This input is ignored when the receiver is disabled and should be terminated to a known voltage.

8.3 Memory Map and Register Definition

This subsection provides a detailed description of all the SCI registers.

8.3.1 Module Memory Map

The memory map for the SCI module is given in Figure 8-2. The address listed for each register is the address offset. The total address for each register is the sum of the base address for the SCI module and the address offset for each register.

8.3.2 Register Descriptions

This subsection consists of register descriptions in address order. Each description includes a standard register diagram with an associated figure number. Writes to reserved register locations do not have any effect and reads of these locations return a 0. Details of register bit and field function follow the register diagrams, in bit order.

| Register Name | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
|------------------|--------|-----------|-------------|---------|-------|-------|------|-------|
| SCIBDH F | R IREN | TNP1 | TNP0 | SBR12 | SBR11 | SBR10 | SBR9 | SBR8 |
| SCIBDL F | SBR7 | SBR6 | SBR5 | SBR4 | SBR3 | SBR2 | SBR1 | SBR0 |
| SCICR1 F | LOOPS | SCISWAI | RSRC | М | WAKE | ILT | PE | PT |
| | | = Unimple | mented or R | eserved | | | | |



MC9S12E128 Data Sheet, Rev. 1.07



NOTE

If only SCIBDH is written to, a read will not return the correct data until SCIBDL is written to as well, following a write to SCIBDH.

Write: anytime

The SCI baud rate register is used to determine the baud rate of the SCI and to control the infrared modulation/demodulation submodule.

| TNP[1:0] | Narrow Pulse Width |
|----------|--------------------|
| 11 | Reserved |
| 10 | 1/32 |
| 01 | 1/16 |
| 00 | 3/16 |

| Table 8-3. | IRSCI | Transmit | Pulse | Width |
|------------|-------|----------|-------|-------|
|------------|-------|----------|-------|-------|

NOTE

The baud rate generator is disabled after reset and not started until the TE bit or the RE bit is set for the first time. The baud rate generator is disabled when (SBR[12:0] = 0 and IREN = 0) or (SBR[12:1] = 0 and IREN = 1).

Writing to SCIBDH has no effect without writing to SCIBDL, because writing to SCIBDH puts the data in a temporary location until SCIBDL is written to.

8.3.2.2 SCI Control Register 1 (SCICR1)



Figure 8-5. SCI Control Register 1 (SCICR1)

Read: anytime

Write: anytime



flag by writing another byte to the transmitter buffer (SCIDRH/SCIDRL), while the shift register is shifting out the first byte.

To initiate an SCI transmission:

- 1. Configure the SCI:
 - a) Select a baud rate. Write this value to the SCI baud registers (SCIBDH/L) to begin the baud rate generator. Remember that the baud rate generator is disabled when the baud rate is 0. Writing to the SCIBDH has no effect without also writing to SCIBDL.
 - b) Write to SCICR1 to configure word length, parity, and other configuration bits (LOOPS, RSRC, M, WAKE, ILT, PE, and PT).
 - c) Enable the transmitter, interrupts, receive, and wake up as required, by writing to the SCICR2 register bits (TIE, TCIE, RIE, ILIE, TE, RE, RWU, and SBK). A preamble or idle character will now be shifted out of the transmitter shift register.
- 2. Transmit procedure for each byte:
 - a) Poll the TDRE flag by reading the SCISR1 or responding to the TDRE interrupt. Keep in mind that the TDRE bit resets to 1.
 - b) If the TDRE flag is set, write the data to be transmitted to SCIDRH/L, where the ninth bit is written to the T8 bit in SCIDRH if the SCI is in 9-bit data format. A new transmission will not result until the TDRE flag has been cleared.
- 3. Repeat step 2 for each subsequent transmission.

NOTE

The TDRE flag is set when the shift register is loaded with the next data to be transmitted from SCIDRH/L, which happens, generally speaking, a little over half-way through the stop bit of the previous frame. Specifically, this transfer occurs 9/16ths of a bit time AFTER the start of the stop bit of the previous frame.

Writing the TE bit from 0 to a 1 automatically loads the transmit shift register with a preamble of 10 logic 1s (if M = 0) or 11 logic 1s (if M = 1). After the preamble shifts out, control logic transfers the data from the SCI data register into the transmit shift register. A logic 0 start bit automatically goes into the least significant bit position of the transmit shift register. A logic 1 stop bit goes into the most significant bit position.

Hardware supports odd or even parity. When parity is enabled, the most significant bit (MSB) of the data character is the parity bit.

The transmit data register empty flag, TDRE, in SCI status register 1 (SCISR1) becomes set when the SCI data register transfers a byte to the transmit shift register. The TDRE flag indicates that the SCI data register can accept new data from the internal data bus. If the transmit interrupt enable bit, TIE, in SCI control register 2 (SCICR2) is also set, the TDRE flag generates a transmitter interrupt request.

When the transmit shift register is not transmitting a frame, the TXD pin goes to the idle condition, logic 1. If at any time software clears the TE bit in SCI control register 2 (SCICR2), the transmitter enable signal goes low and the transmit signal goes idle.



11.3.2.5 PMF Fault Control Register (PMFFCTL)



Read and write anytime.

| Table 11-6. | PMFFCTL | Field | Descriptions |
|-------------|---------|-------|--------------|
|-------------|---------|-------|--------------|

| Field | Description |
|--------------------------|---|
| 7, 5, 3, 1 FMODE[3:0] | Fault x Pin Clearing Mode — This bit selects automatic or manual clearing of FAULTx pin faults. See Section 11.4.8.2, "Automatic Fault Clearing" and Section 11.4.8.3, "Manual Fault Clearing" for more details. Manual fault clearing of FAULTx pin faults. Automatic fault clearing of FAULTx pin faults. where x is 0, 1, 2, and 3. |
| 6, 4, 2, 0 FIE[3:0] | Fault x Pin Interrupt Enable — This bit enables CPU interrupt requests to be generated by the FAULTx pin. The fault protection circuit is independent of the FIEx bit and is active when FPINEx is set. If a fault is detected, the PWM pins are disabled according to the PMF Disable Mapping registers. Fault x CPU interrupt requests disabled. Fault x CPU interrupt requests enabled. where x is 0, 1, 2 and 3. |

11.3.2.6 PMF Fault Pin Enable Register (PMFFPIN)

Module Base + 0x0005



Figure 11-9. PMF Fault Pin Enable Register (PMFFPIN)

Read anytime. This register cannot be modified after the WP bit is set.

Table 11-7. PMFFPIN Field Descriptions

| Field | Description |
|--------------------------|---|
| 6, 4, 2, 0 FPINE[2:0] | Fault x Pin Enable — Where x is 0, 1, 2 and 3. 0 FAULTx pin is disabled for fault protection. 1 FAULTx pin is enabled for fault protection. |



12.3.2.9 PWM Scale A Register (PWMSCLA)

PWMSCLA is the programmable scale value used in scaling clock A to generate clock SA. Clock SA is generated by taking clock A, dividing it by the value in the PWMSCLA register and dividing that by two.

Clock SA = Clock A / (2 * PWMSCLA)

NOTE

When PWMSCLA = 0x0000, PWMSCLA value is considered a full scale value of 256. Clock A is thus divided by 512.

Any value written to this register will cause the scale counter to load the new scale value (PWMSCLA).



Figure 12-11. PWM Scale A Register (PWMSCLA)

Read: anytime

Write: anytime (causes the scale counter to load the PWMSCLA value)

12.3.2.10 PWM Scale B Register (PWMSCLB)

PWMSCLB is the programmable scale value used in scaling clock B to generate clock SB. Clock SB is generated by taking clock B, dividing it by the value in the PWMSCLB register and dividing that by two.

Clock SB = Clock B / (2 * PWMSCLB)

NOTE

When PWMSCLB = 0x0000, PWMSCLB value is considered a full scale value of 256. Clock B is thus divided by 512.

Any value written to this register will cause the scale counter to load the new scale value (PWMSCLB).



Figure 12-12. PWM Scale B Register (PWMSCLB)

Read: anytime

Write: anytime (causes the scale counter to load the PWMSCLB value).

MC9S12E128 Data Sheet, Rev. 1.07



Table 13-6. TSCR1 Field Descriptions (continued)

| Field | Description |
|------------|--|
| 5 TSFRZ | Timer Stops While in Freeze Mode 0 Allows the timer counter to continue running while in freeze mode. 1 Disables the timer counter whenever the MCU is in freeze mode. This is useful for emulation. TSFRZ does not stop the pulse accumulator. |
| 4 TFFCA | Timer Fast Flag Clear All Allows the timer flag clearing to function normally. For TFLG1(0x000E), a read from an input capture or a write to the output compare channel (0x0010–0x001F) causes the corresponding channel flag, CnF, to be cleared. For TFLG2 (0x000F), any access to the TCNT register (0x0004, 0x0005) clears the TOF flag. Any access to the PACNT registers (0x0022, 0x0023) clears the PAOVF and PAIF flags in the PAFLG register (0x0021). This has the advantage of eliminating software overhead in a separate clear sequence. Extra care is required to avoid accidental flag clearing due to unintended accesses. |

13.3.2.7 Timer Toggle On Overflow Register 1 (TTOV)



Figure 13-13. Timer Toggle On Overflow Register 1 (TTOV)

Read: Anytime

Write: Anytime

Table 13-7. TTOV Field Descriptions

| Field | Description |
|-----------------|---|
| 7:4 TOV[7:4] | Toggle On Overflow Bits — TOVx toggles output compare pin on overflow. This feature only takes effect when in output compare mode. When set, it takes precedence over forced output compare but not channel 7 override events. |
| | 0 Toggle output compare pin on overflow feature disabled.1 Toggle output compare pin on overflow feature enabled. |

13.3.2.8 Timer Control Register 1 (TCTL1)



Figure 13-14. Timer Control Register 1 (TCTL1)

Read: Anytime

Write: Anytime

MC9S12E128 Data Sheet, Rev. 1.07

Chapter 18 Multiplexed External Bus Interface (MEBIV3)



18.3.2.2 Port B Data Register (PORTB)

Figure 18-3. Port A Data Register (PORTB)

Read: Anytime when register is in the map

Write: Anytime when register is in the map

Port B bits 7 through 0 are associated with address lines A7 through A0 respectively and data lines D7 through D0 respectively. When this port is not used for external addresses, such as in single-chip mode, these pins can be used as general-purpose I/O. Data direction register B (DDRB) determines the primary direction of each pin. DDRB also determines the source of data for a read of PORTB.

This register is not in the on-chip memory map in expanded and special peripheral modes. Therefore, these accesses will be echoed externally.

NOTE

To ensure that you read the value present on the PORTB pins, always wait at least one cycle after writing to the DDRB register before reading from the PORTB register.



18.3.2.3 Data Direction Register A (DDRA)



Read: Anytime when register is in the map

Write: Anytime when register is in the map

This register controls the data direction for port A. When port A is operating as a general-purpose I/O port, DDRA determines the primary direction for each port A pin. A 1 causes the associated port pin to be an output and a 0 causes the associated pin to be a high-impedance input. The value in a DDR bit also affects the source of data for reads of the corresponding PORTA register. If the DDR bit is 0 (input) the buffered pin input state is read. If the DDR bit is 1 (output) the associated port data register bit state is read.

This register is not in the on-chip memory map in expanded and special peripheral modes. Therefore, these accesses will be echoed externally. It is reset to 0x00 so the DDR does not override the three-state control signals.

Table 18-3. DDRA Field Descriptions

| Field | Description |
|-------------|--|
| 7:0 DDRA | Data Direction Port A 0 Configure the corresponding I/O pin as an input 1 Configure the corresponding I/O pin as an output |



Chapter 18 Multiplexed External Bus Interface (MEBIV3)

18.4.3.1.5 Emulation Expanded Narrow Mode

Expanded narrow modes are intended to allow connection of single 8-bit external memory devices for lower cost systems that do not need the performance of a full 16-bit external data bus. Accesses to internal resources that have been mapped external (i.e. PORTA, PORTB, DDRA, DDRB, PORTE, DDRE, PEAR, PUCR, RDRIV) will be accessed with a 16-bit data bus on Ports A and B. Accesses of 16-bit external words to addresses which are normally mapped external will be broken into two separate 8-bit accesses using Port A as an 8-bit data bus. Internal operations continue to use full 16-bit data paths. They are only visible externally as 16-bit information if IVIS=1.

Ports A and B are configured as multiplexed address and data output ports. During external accesses, address A15, data D15 and D7 are associated with PA7, address A0 is associated with PB0 and data D8 and D0 are associated with PA0. During internal visible accesses and accesses to internal resources that have been mapped external, address A15 and data D15 is associated with PA7 and address A0 and data D0 is associated with PB0.

The bus control related pins in Port E (PE7/NOACC, PE6/MODB/IPIPE1, PE5/MODA/IPIPE0, PE4/ECLK, PE3/ $\overline{\text{LSTRB}}/\overline{\text{TAGLO}}$, and PE2/ $\overline{\text{RW}}$) are all configured to serve their bus control output functions rather than general purpose I/O. Notice that writes to the bus control enable bits in the PEAR register in emulation mode are restricted.

The main difference between special modes and normal modes is that some of the bus control and system control signals cannot be written in emulation modes.

18.4.3.2 Special Operating Modes

There are two special operating modes that correspond to normal operating modes. These operating modes are commonly used in factory testing and system development.

18.4.3.2.1 Special Single-Chip Mode

When the MCU is reset in this mode, the background debug mode is enabled and active. The MCU does not fetch the reset vector and execute application code as it would in other modes. Instead the active background mode is in control of CPU execution and BDM firmware is waiting for additional serial commands through the BKGD pin. When a serial command instructs the MCU to return to normal execution, the system will be configured as described below unless the reset states of internal control registers have been changed through background commands after the MCU was reset.

There is no external expansion bus after reset in this mode. Ports A and B are initially simple bidirectional I/O pins that are configured as high-impedance inputs with internal pull resistors disabled; however, writing to the mode select bits in the MODE register (which is allowed in special modes) can change this after reset. All of the Port E pins (except PE4/ECLK) are initially configured as general purpose high-impedance inputs with internal pull resistors enabled. PE4/ECLK is configured as the E clock output in this mode.

The pins associated with Port E bits 6, 5, 3, and 2 cannot be configured for their alternate functions IPIPE1, IPIPE0, $\overline{\text{LSTRB}}$, and R/\overline{W} while the MCU is in single chip modes. In single chip modes, the associated