



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	nX-U8/100
Core Size	8-Bit
Speed	4.096MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	POR, WDT
Number of I/O	21
Program Memory Size	64KB (32K x 16)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.7V ~ 1.9V
Data Converters	A/D 3x12b
Oscillator Type	External
Operating Temperature	-30°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-UFBGA, WLCSP
Supplier Device Package	48-WLCSP (3.06x2.96)
Purchase URL	https://www.e-xfl.com/product-detail/rohm-semi/ml610q793-n01hbz03b

- General-purpose I/O port
 - —8-bit input/output port x 2ch
 - —5-bit input/output port x 1ch
- A/D converter
 - —12-bit successive approximation type A/D converter x 3ch
- Arithmetic circuit
 - —Root operation (Input: 18 bit, Output: 19 bit)
- Power consumption control function
 - —CPU operation mode

Supports high frequency operation and low frequency operation

—HALT mode Supports the HALT mode for stopping CPU only

Returning for HALT mode: 77usec

- Input clock
 - -32.768 kHz (External clock input)
- Power supply voltage

—Analog section:(using ADC) 2.5V to 3.6V

(not using ADC) 1.7V to 1.9V

—Digital I/O section: 1.7V to 1.9V —Digital core section: 1.7V to 1.9V

- Power consumption (Normal state)
 - —High-speed operation (4.096MHz): 0.93mA
 - —HALT Mode: 0.6uA
- Operating frequency

—High-speed clock: 4.096 MHz—Low-speed clock: 32.768kHz

- Operating temperature
 - —Ambient temperature: -30°C to +85°C (FLASH erase/programming -30°C to +60°C)
- Package
 - -48-pin WL-CSP (S-UFLGA48-3.06x2.96-0.40-W)

■ Pin Configuration (Top View)

DGND	DVDD	SDA_M	PA2_EXI02	PA5_EXI05	PB0_EXI08	PB3_EXI11	7
AVDD	VDDX	VDDL	PA1_EXI01	PA4_EXI04	PA7_EXI07	PB2_EXI10	6
ADC_IN1	AGND	SCL_M	PA0_EXI00	PA3_EXI03	PB1_EXI09	VPP	5
ADC_IN2	VREF	ADC_IN0	PC1	PA6_EXI06	PB7_EXI15	PC2_RXD0	4
XTN	TEST0	PC4	SCS_SA0_S	SDI_M		PB4_EXI12	3
XT	TEST1	SDO_SDA_S	SDI_SA1_S	SCS_M	PB6_EXI14	PC3_TXD0	2
I2C_SPISEL	RESET_N	SCLK_SCL_S	SDO_M	SCLK_M	PC0_INT_S	PB5_EXI13	1
G	F	E	D	С	В	А	_

48-pin WL-CSP Package(S-UFLGA48-3.06x2.96-0.40-W) (Bottom View)

■ List of Pins

PIN No.	Symbol	Input/output	Polarity	Function
F5	AGND	_	_	Analog GND
G6	AVDD	_	_	Analog power supply
G7	DGND	_	_	Digital IO/core GND
F7	DVDD	_	_	Digital I/O power supply
E6	VDDL		_	Digital core power supply
F6	VDDX	_	_	Pins unused
G1	I2C_SPISEL	I	_	Selects the interface with the host I2C interface when I2C_SPISEL = 1 SPI interface when I2C_SPISEL = 0
E2	SDO_SDA_S	Ю	_	SDA of I2C slave interface when I2C_SPISEL = 1
		0	_	SDO of SPI slave interface when I2C_SPISEL = 0 (This signal status is Hi-Z except for output data.)
D2	SDI_SA1_S	l		I2C slave address when I2C_SPISEL = 1
		I	_	SDI of SPI slave interface when I2C_SPISEL = 0
D3	SCS_SA0_S	I		I2C slave address when I2C_SPISEL = 1
		l	Positive	SCS of SPI slave interface when I2C_SPISEL = 0 SCL of I2C slave interface when I2C SPISEL = 1
E1	SCLK_SCL_S	 	-	SCLK of SPI slave interface when I2C_SPISEL = 1
	05	l io		SDA of I2C master interface
E7	SDA_M	10	_	SCL of I2C master interface
E5	SCL_M	0	_	SDO of SPI master interface
D1	SDO_M	0	_	SDI of SPI master interface
C3	SDI_M	I		SCS of SPI master interface
C2	SCS_M	0	Positive	SCLK of SPI master interface
C1	SCLK_M	0	_	Successive ADC input 2
G4	ADC_IN2	-	_	Successive ADC input 2
G5	ADC_IN1	-	_	Successive ADC input 0
E4	ADC_IN0	-	_	Successive ADC reference voltage input
F4	VREF	_	_	General-purpose input/output port for the primary function
B1	PC0_INT_S	10	No sertions	Interrupt output for host interface for the secondary function
D.4	DO4	0	Negative	General-purpose input/output port
D4	PC1	10		General-purpose input/output port for the primary function
A4	PC2_RXD0	IO .		Asynchronous SIO receive data for the secondary function
4.2	DC3 TVD0	10	_	General-purpose input/output port for the primary function
A2	PC3_TXD0	10 0	_	Asynchronous SIO transmit data for the secondary function
	DO4		_	General-purpose input/output port
E3	PC4	10	_	General-purpose input/output port/external interrupt input
D5	PA0_EXI00	10	_	General-purpose input/output port/external interrupt input
D6	PA1_EXI01	10		
D7	PA2_EXI02	10	_	General purpose input/output port/external interrupt input
C5	PA3_EXI03	10		General purpose input/output port/external interrupt input
C6	PA4_EXI04	10	_	General purpose input/output port/external interrupt input
C7	PA5_EXI05	10	_	General purpose input/output port/external interrupt input
C4	PA6_EXI06	10	_	General purpose input/output port/external interrupt input
B6	PA7_EXI07	10		General purpose input/output port/external interrupt input
B7	PB0_EXI08	10		General purpose input/output port/external interrupt input
B5	PB1_EXI09	10	_	General purpose input/output port/external interrupt input
A6	PB2_EXI10	IO	_	General-purpose input/output port/external interrupt input

A7	PB3_EXI11	Ю	_	General-purpose input/output port/external interrupt input
		0	_	32.768kHz clock for output
A3	PB4_EXI12	Ю	_	General-purpose input/output port/external interrupt input
A1	PB5_EXI13	Ю	_	General-purpose input/output port/external interrupt input
B2	PB6_EXI14	Ю	_	General-purpose input/output port/external interrupt input for the primary function
		I	_	UART receive data for the secondary function
B4	PB7_EXI15	Ю	_	General-purpose input/output port/external interrupt input for the primary function
		0	_	UART transmit data for the secondary function
F1	RESET_N	I	Negative	System reset input
G2	XT	1	_	External clock input
G3	XTN	Ю	_	Unused pin(Leave this pin open)
A5	VPP	I	_	FLASH test pin
F2	TEST1	1	_	Test pin
F3	TEST0	I	_	Test pin/remap pin (for firmware update)

■ Termination of Unused Pins

Pin	Recommended pin termination
VPP	Leave this pin open.
VDDX	Leave this pin open.
XTN	Leave this pin open.
TEST0	Leave this pin open.
TEST1	Leave this pin open.
RESET_N	Leave this pin as open, or connect a pull-up registor.
PA0~PA7	Leave this pin open (refer to Note).
PB0~PB7	Leave this pin open (refer to Note).
PC0~PC4	Leave this pin open (refer to Note).
ADC_IN0~2	Leave this pin open.
VREF	Leave this pin open.
SDA_M, SCL_M	Leave this pin open.
SDO_M, SCS_M, SCLK_M	Leave this pin open.
SDI_M	Connect this pin to a pull-down registor.
SCLK_SCL_S, SCS_SA0_S,	Apply low level to I2C_SPISEL pin, and connect
SDI_SA1_S, SDO_SDA_S	these pins to a pull-down registor.

[Note:]

The supply current flow may become excessively large if the pins of unused input ports and input/output ports are left open with the high impedance input setting. It is recommended to set those ports to input mode with a pull-down resistor, input mode with a pull-up resistor, or output mode by setting the port control register.

■ Host Interface

The ML610Q793 controls various sensors via the host interface. The host interface provides selectable I2C/SPI interface and interrupt signals to the host processor, and includes an 8-bit and a 16-bit register address space and an 8-kByte FIFO.

• Register Map

Address				5.44	0:	Initial
Write	Read	Name	Symbol (Byte)	R/W	Size	Value
00H	80H	Configuration register	CFG	R/W	8	00H
01H	81H	Sensor interrupt mask register 0	INTMSK0	R/W	8	FFH
02H	82H	Sensor interrupt mask register 1	INTMSK1	R/W	8	FFH
03H~	83H~	recented				
07H	87H	reserved	_		_	_
08H	88H	Operation status register	STATUS	R/—	8	FEH
09H	89H	Sensor interrupt request register 0	INTREQ0	R/—	8	00H
0AH	8AH	Sensor interrupt request register 1	INTREQ1	R/—	8	00H
0BH	8BH	Error code register 0	ERROR0	R/—	8	00H
0CH	8CH	Error code register 1	ERROR1	R/—	8	00H
0DH~	8DH~	reserved				_
0FH	8FH	reserved				
10H	90H	Command register 0	CMD0	R/W	8	00H
11H	91H	Command register 1	CMD1	R/W	8	00H
12H	92H	Parameter register 0	PRM0	R/W	8	00H
13H	93H	Parameter register 1	PRM1	R/W	8	00H
14H	94H	Parameter register 2	PRM2	R/W	8	00H
15H	95H	Parameter register 3	PRM3	R/W	8	00H
16H	96H	Parameter register 4	PRM4	R/W	8	00H
17H	97H	Parameter register 5	PRM5	R/W	8	00H
18H	98H	Parameter register 6	PRM6	R/W	8	00H
19H	99H	Parameter register 7	PRM7	R/W	8	00H
1AH	9AH	Parameter register 8	PRM8	R/W	8	00H
1BH	9BH	Parameter register 9	PRM9	R/W	8	00H
1CH	9CH	Parameter register A	PRMA	R/W	8	00H
1DH	9DH	Parameter register B	PRMB	R/W	8	00H
1EH	9EH	Parameter register C	PRMC	R/W	8	00H
1FH	9FH	Command entry register	ENT	R/W	8	00H
20H	A0H	Result register 00	RSLT00	R/—	8/16	00H
21H	A1H	Result register 01	RSLT01	R/—	8	00H
22H	A2H	Result register 02	RSLT02	R/—	8/16	00H
23H	АЗН	Result register 03	RSLT03	R/—	8	00H
24H	A4H	Result register 04	RSLT04	R/—	8/16	00H
25H	A5H	Result register 05	RSLT05	R/—	8	00H
26H	A6H	Result register 06	RSLT06	R/—	8/16	00H
27H	A7H	Result register 07	RSLT07	R/—	8	00H
28H	A8H	Result register 08	RSLT08	R/—	8/16	00H
29H	A9H	Result register 09	RSLT09	R/—	8	00H
2AH	AAH	Result register 0A	RSLT0A	R/—	8/16	00H
2BH	ABH	Result register 0B	RSLT0B	R/—	8	00H
2CH	ACH	Result register 0C	RSLT0C	R/—	8/16	00H
2DH	ADH	Result register 0D	RSLT0D	R/—	8	00H

ZEH AEH Result register 0E RSLT0E R/— 8/16 00H 2FH AFH Result register 0F RSLT0F R/— 8 00H 30H B0H Result register 10 RSLT10 R/— 8/16 00H 31H B1H Result register 11 RSLT11 R/— 8 00H 32H B2H Result register 12 RSLT12 R/— 8/16 00H 33H B3H Result register 13 RSLT13 R/— 8 00H 34H B4H Result register 15 RSLT15 R/— 8/16 00H 35H B5H Result register 15 RSLT15 R/— 8 00H 36H B6H Result register 16 RSLT16 R/— 8/16 00H 37H B7H Result register 17 RSLT18 R/— 8/16 00H 38H B8H Result register 19 RSLT19 R/— 8 00H 30H							
30H B0H Result register 10 RSLT10 R/— 8/16 00H 31H B1H Result register 11 RSLT11 R/— 8 00H 32H B2H Result register 12 RSLT12 R/— 8/16 00H 33H B3H Result register 13 RSLT13 R/— 8 00H 34H B4H Result register 14 RSLT14 R/— 8/16 00H 35H B5H Result register 15 RSLT15 R/— 8 00H 36H B6H Result register 16 RSLT16 R/— 8/16 00H 37H B7H Result register 17 RSLT17 R/— 8 00H 38H B8H Result register 18 RSLT18 R/— 8/16 00H 39H B9H Result register 19 RSLT19 R/— 8 00H 3AH BAH Result register 1A RSLT1A R/— 8/16 00H 3BH BBH Result register 1B RSLT1B R/— 8 00H 3CH BCH Result register 1C RSLT1C R/— 8/16 00H 3DH BDH Result register 1D RSLT1D R/— 8 00H 3EH BEH Result register 1F RSLT1E R/— 8/16 00H 3FH BFH Result register 1F RSLT1F R/— 8 00H 40H COH Result register 20 RSLT20 R/W 8 Undefined 41H~ C1H~ Reserved — — — — — — — — 10H 10H	2EH	AEH	Result register 0E	RSLT0E	R/—	8/16	00H
31H B1H Result register 11 RSLT11 R/— 8 00H 32H B2H Result register 12 RSLT12 R/— 8/16 00H 33H B3H Result register 13 RSLT13 R/— 8 00H 34H B4H Result register 14 RSLT14 R/— 8/16 00H 35H B5H Result register 15 RSLT15 R/— 8 00H 36H B6H Result register 16 RSLT16 R/— 8/16 00H 37H B7H Result register 17 RSLT17 R/— 8 00H 38H B8H Result register 18 RSLT18 R/— 8/16 00H 39H B9H Result register 1A RSLT1A R/— 8/16 00H 30H BBH Result register 1B RSLT1B R/— 8/16 00H 30H BCH Result register 1C RSLT1D R/— 8/16 00H	2FH	AFH	Result register 0F	RSLT0F	R/—	8	00H
32H B2H Result register 12 RSLT12 R/— 8/16 00H 33H B3H Result register 13 RSLT13 R/— 8 00H 34H B4H Result register 14 RSLT14 R/— 8/16 00H 35H B5H Result register 15 RSLT15 R/— 8 00H 36H B6H Result register 16 RSLT16 R/— 8/16 00H 37H B7H Result register 17 RSLT17 R/— 8 00H 38H B8H Result register 18 RSLT18 R/— 8/16 00H 39H B9H Result register 1A RSLT1A R/— 8/16 00H 3AH BAH Result register 1B RSLT1B R/— 8/16 00H 3BH BBH Result register 1C RSLT1D R/— 8/16 00H 3CH BCH Result register 1D RSLT1D R/— 8/16 00H <	30H	вон	Result register 10	RSLT10	R/—	8/16	00H
33H B3H Result register 13 RSLT13 R/— 8 00H 34H B4H Result register 14 RSLT14 R/— 8/16 00H 35H B5H Result register 15 RSLT15 R/— 8 00H 36H B6H Result register 16 RSLT16 R/— 8/16 00H 37H B7H Result register 17 RSLT17 R/— 8 00H 38H B8H Result register 18 RSLT18 R/— 8/16 00H 39H B9H Result register 19 RSLT19 R/— 8 00H 3AH BAH Result register 1A RSLT1A R/— 8/16 00H 3BH BBH Result register 1B RSLT1B R/— 8 00H 3CH BCH Result register 1D RSLT1D R/— 8 00H 3BH BEH Result register 1E RSLT1E R/— 8/16 00H 3CH <td>31H</td> <td>B1H</td> <td>Result register 11</td> <td>RSLT11</td> <td>R/—</td> <td>8</td> <td>00H</td>	31H	B1H	Result register 11	RSLT11	R/—	8	00H
34H B4H Result register 14 RSLT14 R/— 8/16 00H 35H B5H Result register 15 RSLT15 R/— 8 00H 36H B6H Result register 16 RSLT16 R/— 8/16 00H 37H B7H Result register 17 RSLT17 R/— 8 00H 38H B8H Result register 18 RSLT18 R/— 8/16 00H 39H B9H Result register 19 RSLT19 R/— 8 00H 3AH BAH Result register 1A RSLT1A R/— 8/16 00H 3BH BBH Result register 1B RSLT1B R/— 8 00H 3CH BCH Result register 1C RSLT1C R/— 8/16 00H 3DH BDH Result register 1E RSLT1B R/— 8/16 00H 3FH BFH Result register 1F RSLT1F R/— 8/16 00H	32H	B2H	Result register 12	RSLT12	R/—	8/16	00H
35H B5H Result register 15 RSLT15 R/— 8 00H 36H B6H Result register 16 RSLT16 R/— 8/16 00H 37H B7H Result register 17 RSLT17 R/— 8 00H 38H B8H Result register 18 RSLT18 R/— 8/16 00H 39H B9H Result register 19 RSLT19 R/— 8 00H 3AH BAH Result register 1A RSLT1A R/— 8/16 00H 3BH BBH Result register 1B RSLT1B R/— 8 00H 3CH BCH Result register 1C RSLT1C R/— 8/16 00H 3DH BDH Result register 1D RSLT1D R/— 8 00H 3EH BEH Result register 1F RSLT1E R/— 8/16 00H 3FH BFH Result register 20 RSLT20 R/W 8 Undefined	33H	взн	Result register 13	RSLT13	R/—	8	00H
36H B6H Result register 16 RSLT16 R/— 8/16 00H 37H B7H Result register 17 RSLT17 R/— 8 00H 38H B8H Result register 18 RSLT18 R/— 8/16 00H 39H B9H Result register 19 RSLT19 R/— 8 00H 3AH BAH Result register 1A RSLT1A R/— 8/16 00H 3BH BBH Result register 1B RSLT1B R/— 8 00H 3CH BCH Result register 1C RSLT1C R/— 8/16 00H 3DH BDH Result register 1D RSLT1D R/— 8 00H 3EH BEH Result register 1E RSLT1E R/— 8/16 00H 3FH BFH Result register 20 RSLT20 R/W 8 Undefined 41H~ C1H~ C1H~ — — — — —	34H	B4H	Result register 14	RSLT14	R/—	8/16	00H
37H B7H Result register 17 RSLT17 R/— 8 00H 38H B8H Result register 18 RSLT18 R/— 8/16 00H 39H B9H Result register 19 RSLT19 R/— 8 00H 3AH BAH Result register 1A RSLT1A R/— 8/16 00H 3BH BBH Result register 1B RSLT1B R/— 8 00H 3CH BCH Result register 1C RSLT1C R/— 8/16 00H 3DH BDH Result register 1D RSLT1D R/— 8 00H 3EH BEH Result register 1E RSLT1E R/— 8/16 00H 3FH BFH Result register 1F RSLT1F R/— 8 00H 40H C0H Result register 20 RSLT20 R/W 8 Undefined	35H	B5H	Result register 15	RSLT15	R/—	8	00H
38H B8H Result register 18 RSLT18 R/— 8/16 00H 39H B9H Result register 19 RSLT19 R/— 8 00H 3AH BAH Result register 1A RSLT1A R/— 8/16 00H 3BH BBH Result register 1B RSLT1B R/— 8 00H 3CH BCH Result register 1C RSLT1C R/— 8/16 00H 3DH BDH Result register 1D RSLT1D R/— 8 00H 3EH BEH Result register 1E RSLT1E R/— 8/16 00H 3FH BFH Result register 1F RSLT1F R/— 8 00H 40H C0H Result register 20 RSLT20 R/W 8 Undefined 41H~ C1H~ C1H~ — — — — — — —	36H	В6Н	Result register 16	RSLT16	R/—	8/16	00H
39H B9H Result register 19 RSLT19 R/— 8 00H 3AH BAH Result register 1A RSLT1A R/— 8/16 00H 3BH BBH Result register 1B RSLT1B R/— 8 00H 3CH BCH Result register 1C RSLT1C R/— 8/16 00H 3DH BDH Result register 1D RSLT1D R/— 8 00H 3EH BEH Result register 1E RSLT1E R/— 8/16 00H 3FH BFH Result register 1F RSLT1F R/— 8 00H 40H C0H Result register 20 RSLT20 R/W 8 Undefined 41H~ C1H~ C1H~ — — — — — — —	37H	В7Н	Result register 17	RSLT17	R/—	8	00H
3AH BAH Result register 1A RSLT1A R/— 8/16 00H 3BH BBH Result register 1B RSLT1B R/— 8 00H 3CH BCH Result register 1C RSLT1C R/— 8/16 00H 3DH BDH Result register 1D RSLT1D R/— 8 00H 3EH BEH Result register 1E RSLT1E R/— 8/16 00H 3FH BFH Result register 1F RSLT1F R/— 8 00H 40H C0H Result register 20 RSLT20 R/W 8 Undefined 41H~ C1H~ C1H~ — — — — —	38H	B8H	Result register 18	RSLT18	R/—	8/16	00H
3BH BBH Result register 1B RSLT1B R/— 8 00H 3CH BCH Result register 1C RSLT1C R/— 8/16 00H 3DH BDH Result register 1D RSLT1D R/— 8 00H 3EH BEH Result register 1E RSLT1E R/— 8/16 00H 3FH BFH Result register 1F RSLT1F R/— 8 00H 40H C0H Result register 20 RSLT20 R/W 8 Undefined 41H~ C1H~ C1H~ — — — — — —	39H	В9Н	Result register 19	RSLT19	R/—	8	00H
3CH BCH Result register 1C RSLT1C R/— 8/16 00H 3DH BDH Result register 1D RSLT1D R/— 8 00H 3EH BEH Result register 1E RSLT1E R/— 8/16 00H 3FH BFH Result register 1F RSLT1F R/— 8 00H 40H C0H Result register 20 RSLT20 R/W 8 Undefined 41H~ C1H~ reserved — — — — —	3AH	BAH	Result register 1A	RSLT1A	R/—	8/16	00H
3DH BDH Result register 1D RSLT1D R/— 8 00H 3EH BEH Result register 1E RSLT1E R/— 8/16 00H 3FH BFH Result register 1F RSLT1F R/— 8 00H 40H C0H Result register 20 RSLT20 R/W 8 Undefined 41H~ C1H~	3BH	BBH	Result register 1B	RSLT1B	R/—	8	00H
3EH BEH Result register 1E RSLT1E R/— 8/16 00H 3FH BFH Result register 1F RSLT1F R/— 8 00H 40H C0H Result register 20 RSLT20 R/W 8 Undefined 41H~ C1H~ reserved — — — — —	3CH	всн	Result register 1C	RSLT1C	R/—	8/16	00H
3FH BFH Result register 1F RSLT1F R/— 8 00H 40H C0H Result register 20 RSLT20 R/W 8 Undefined 41H~ C1H~ reserved — — — —	3DH	BDH	Result register 1D	RSLT1D	R/—	8	00H
40H C0H Result register 20 RSLT20 R/W 8 Undefined 41H~ C1H~ reserved — — — — —	3EH	BEH	Result register 1E	RSLT1E	R/—	8/16	00H
41H~ C1H~ reserved — — — — —	3FH	BFH	Result register 1F	RSLT1F	R/—	8	00H
reserved	40H	C0H	Result register 20	RSLT20	R/W	8	Undefined
7FH FFH Teserveu	41H~	C1H~	record		· · · · · · · · · · · · · · · · · · ·		
	7FH	FFH	leserved		_	_	_

• Configuration Register CFG

	7	6	5	4	3	2	1	0	
CFG	REGMD	SPI3M				INTLVL	_	_	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	-
Initial Value	0	0	0	0	0	0	0	0	

REGMD:

Sets the access mode of the serial interface (I2C/SPI). Set to "0" to increment the internal address by 1 each time a 1-byte data is transmitted/received. Set to "1" to fix the address to the same address.

The Result register 20 is not intended. In addition, there is prohibition that set to "0" to this register and read successively for Result register "IF" to "20".

SPI3M:

If the host interface is set "SPI" (apply low level to I2C_SPISEL pin), sets the interface type(3-wires or 4-wires) of SPI communication. Set to "0" for 4-wires mode, or set to "1" for 3-wires mode.

INTLVL:

Sets the interrupt level. Set to "0" for pulse output, or set to "1" for level output.

• Sensor Interrupt Mask Register INTMSK0, INTMSK1

	7	6	5	4	3	2	1	0
INTMSK0	MSK0[7]	MSK0[6]	MSK0[5]	MSK0[4]	MSK0[3]	MSK0[2]	MSK0[1]	MSK0[0]
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial Value	1	1	1	1	1	1	1	1
,	7	6	5	4	3	2	1	0
INTMSK1	MSK1[7]	MSK1[6]	MSK1[5]	MSK1[4]	MSK1[3]	MSK1[2]	MSK1[1]	MSK1[0]
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial Value	1	1	1	1	1	1	1	1

MSK0[7:0]:

Masks the interrupt notification to the host processor by the sensor interrupt request register (INTREQ0). Set to "0" to mask the interrupt notification by REQ0[n] bit of INTREQ0. Set to "1" not to mask the interrupt notification.

MSK1[7:0]:

Masks the interrupt notification to the host processor by the sensor interrupt request register (INTREQ1). Set to "0" to mask the interrupt notification by REQ1[n] bit of INTREQ1. Set to "1" not to mask the interrupt notification.

• Operation Status Register STATUS

	7	6	5	4	3	2	1	0
STATUS	ST[7]	ST[6]	ST[5]	ST[4]	ST[3]	ST[2]	ST[1]	ST[0]
R/W	R/—							
Initial Value	0	0	0	0	0	0	0	0

ST[n](N=7 to 0):

Indicates the status of sensor measurement.

Read successively for STAUS, INTREO0, INTERO1 by address increments mode.

• Sensor Interrupt Request Register INTREQn (n = 0, 1)

	7	6	5	4	3	2	1	0
INTREQn	REQn [7]	REQn [6]	REQn [5]	REQn [4]	REQn [3]	REQn [2]	REQn [1]	REQn [0]
R/W	R/—							
Initial Value	0	0	0	0	0	0	0	0

REQn[7:0]:

Indicates the interrupt source to the host processor. Each bit of this register is cleared by being read by the host processor.

Read successively for INTREO0, INTERO1 by address increments mode.

* In competition clear by the reading from a host processor and write from the CPU occurs, Writing from the CPU may not be reflected in this register.

Therefore controls so that access of the CPU and access of the host processor do not compete.

In cases the competition is non avoidable, refer to [ML610Q793 SDK software manuals].

Provide Software avoiding competition for Software Development Kit [SDK].

• Error Code Register ERROR n (n = 0, 1)

	7	6	5	4	3	2	1	0
ERROR <i>n</i>	ERn [7]	ERn [6]	ER <i>n</i> [5]	ERn [4]	ERn [3]	ERn [2]	ER <i>n</i> [1]	ERn [0]
R/W	R/—	R/—	R/—	R/—	R/—	R/—	R/—	R/—
Initial Value	0	0	0	0	0	0	0	0

REQ *n*[7:0]:

Indicates the ERROR Code of host processor.

• Command Register CMDn (n = 0, 1)

	7	6	5	4	3	2	1	0
CMDn	CMDn[7]	CMDn[6]	CMDn[5]	CMDn[4]	CMDn[3]	CMDn[2]	CMD <i>n</i> [1]	CMDn[0]
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial Value	0	0	0	0	0	0	0	0

CMDn[7:0]:

This register sets the measurement conditions of sensors and inputs commands such as measurement start/stop.

• Parameter Register PRMn (n = 0 to 9, A to C)

	7	6	5	4	3	2	1	0
PRMn	PRMn[7]	PRM <i>n</i> [6]	PRM <i>n</i> [5]	PRMn [4]	PRMn [3]	PRMn [2]	PRMn [1]	PRMn [0]
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial Value	0	0	0	0	0	0	0	0

PRM*n*[7:0]:

This register sets the parameters of commands.

Command Entry Register ENT

	7	6	5	4	3	2	1	0
ENT			_					ENT
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial Value	0	0	0	0	0	0	0	0

ENT:

After a command is set, set this bit "1" to notify the CPU of the command. When the CPU receives the command, this bit is cleared.

• Result Register RSLT n (n = 00 to 1F)

	7	6	5	4	3	2	1	0
RSLTn	RSLTn[7]	RSLTn [6]	RSLTn [5]	RSLTn [4]	RSLTn [3]	RSLTn [2]	RSLTn [1]	RSLTn [0]
R/W	R/—	R/—	R/—	R/—	R/—	R/—	R/—	R/
Initial Value	0	0	0	0	0	0	0	0

RSLT*n*[7:0]:

This register indicates the command processing result.

• Result Register RSLT20

	7	6	5	4	3	2	1	0
RSLT20	RSLT20[7]	RSLT20 [6]	RSLT20 [5]	RSLT20 [4]	RSLT20 [3]	RSLT20 [2]	RSLT20 [1]	RSLT20 [0]
R/W	R/—	R/—	R/—	R/—	R/—	R/—	R/—	R/—
Initial Value	X	X	X	X	X	X	X	X

RSLT20[7:0]:

This register indicates the command processing result. As this register has a FIFO structure, read data with the given size.

This register can be written from a host processor only when using firmware update software which SDK offers. For details, please refer to a [ML610Q793 SDK firm updates software manuals].

■ Electrical Characteristics

• DC Characteristics (1/2)

(DVDD = AVDD = 1.7 to 1.9V, DGND = AGND = 0V, $Ta = -30 \text{ to } +85^{\circ}\text{C}$)

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Power consumption (HALT)	IDD2	CPU stop *1,*2	-	0.6	16.5	μΑ
Power consumption (Low-speed operation)	IDD3	CPU 32 kHz operation *1,*2	-	7.5	25	μΑ
Power consumption (High-speed operation 1)	IDD4-1	CPU 4 MHz operation *2	-	0.93	1.3	mA
Power consumption (High-speed operation 2)	IDD4-2	CPU 4 MHz operation	-	1.5	2.3	mA

^{*1} The low-speed clock operates, and only the high-speed clock (PLL) stops

• DC Characteristics (2/2)

(DVDD = AVDD = 1.7 to 1.9V, DGND = AGND = 0V, $Ta = -30 \text{ to } +85^{\circ}\text{C}$)


Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Output voltage 1	VOH1	-	-	-	-	V
(SDA_M,SCL_M)	VOL1	IOL1 = +0.5mA	-	-	0.5	
Output leakage 1	IOOH1	-	-	-	-	
(SDA_M,SCL_M)	IOOL1	VOL=0V (in high-impedance state)	-1	ı	-	μΑ
Output voltage 2	VOH2	IOH=-0.5mA	DVDD - 0.5	ı	-	V
(Excluding SDA_M and SCL_M)	VOL2	IOH= 0.5mA	-	-	0.5	V
Output leakage 2	IOOH2	VOH= V _{DD} (in high-impedance state)	-	-	1	^
(Excluding SDA_M and SCL_M)	IOOL2	VOL= 0V (in high-impedance state)	-1	-	-	μΑ
Input current 1	IIH1	VIH1=DVDD	0	-	1	^
(RESET_N, TEST1)	IIL1	VIL1 = V _{SS}	-600	-300	-2	μΑ
Input current 2	IIH2	VIH1=DVDD	2	300	600	μA
(TEST0)	IIL2	VIL1 = V _{SS}	-1	-	0	μΑ
Input current 3	IIH3	VIH1 = DVDD(pull-down)	2	30	200	
input current 5	IIL3	$VIL1 = V_{SS}(pull-up)$	-200	-30	-2	
(Excluding RESET_N,	IIH3Z	VIH1=0V (in high-impedance state)	-	-	1	μΑ
TEST1, and TEST0)	IIL3Z	VIL1=DVDD (in high-impedance state)	-1	-	-	
Input voltage	VIH1	-	DVDD × 0.7	-	-	V
Input voltage	VIL1	-	-	1	DVDD × 0.3	V

^{*2} The successive approximation type ADC stops

AC Characteristics (Clock)

(Unless otherwise specified, DVDD = AVDD = 1.7 to 1.9V, DGND = AGND = 0V, Ta = -30 to +85°C)


Parameter	Symbol	Condition		Unit		
- arameter	Symbol	Condition	Min.	Typ.	Max.	Offic
Input clock frequency	f _{CLK}	-	32.441	32.768	33.095	kHz
Input clock High pulse width	T _{CLKH}	<u>-</u> _	9.2	15.259	21.3	μs
Input clock Low pulse width	T _{CLKL}		9.2	15.259	21.3	μs
System clock frequency	favoren	No variable power supply	3.99	4.096	4.20	MHz
	† _{SYSCLK}	V _{RPL} ≤ 19mV	3.89	4.096	4.30	MHz




AC Characteristics (Reset)

(Unless otherwise specified, DVDD = AVDD = 1.7 to 1.9V, DGND = AGND = 0V, Ta = -30 to +85°C)

Parameter	Symbol	Condition		Unit		
i didilietei	Symbol	Condition	Min.	Тур.	Max.	Onne
Reset pulse width	P _{RST}	_	200	_	_	
Reset noise elimination pulse width	P _{NRST}	_	_	_	0.3	μs
Power on reset generated power rise time	T _{POR}	_	_	_	10	ms






AC Characteristics (External Interrupt)

(Unless otherwise specified, DVDD = AVDD = 1.7 to 1.9V, DGND = AGND = 0V, Ta = -30 to $+85^{\circ}C$)

Parameter	Symbol	Condition		Unit		
Parameter	Symbol	Condition	Min.	Тур.	Max.	
External interrupt disable period	T _{NUL}	Interrupt: Enabled (MIE = 1), CPU: NOP operation System clock: 32.768kHz	76.8	_	106.8	μS




●AC Characteristics (UART/SIO)

(Unless otherwise specified, DVDD = AVDD = 1.7 to 1.9V, DGND = AGND = 0V, Ta = -30 to +85°C)

		,			,		
Parameter	Symbol	Condition		Unit			
rai ailletei	Syllibol	Condition	Min.	Тур.	Max.	Offic	
Transmit baud rate	t _{TBRT}	-	_	BRT*1	_	s	
Receive baud rate	t _{RBRT}	-	BRT* ¹ -3%	BRT* ¹	BRT* ¹ +3%	s	

^{*1:} UART: Baud rate period set with the UART baud rate dividing register (LSB/MSB).


SIO: Baud rate period set with the UART0 baud rate register (UA0BRTL,H) and the UART0 mode register 0 (UA0MOD0).



• AC Characteristics (Host Interface: I2C Slave Interface)

(Unless otherwise specified, DVDD = AVDD = 1.7 to 1.9, DGND = AGND = 0V, Ta = -30 to +85°C)


Developer	Cy make al	Condition		Rating		Unit
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
SCL clock frequency	f _{SCL}	_	0	_	400	kHz
SCL hold time						
(start/restart	t _{HD:STA}	_	0.6	_	_	μS
condition)						
SCL "L" level time	t _{LOW}	_	1.3	_		μS
SCL "H" level time	t _{HIGH}	_	0.6	_		μS
SCL setup time			0.0			
(restart condition)	t _{SU:STA}	_	0.6	_	_	μS
SDA hold time	t _{HD:DAT}		0	_		ns
SDA setup time	t _{SU:DAT}	_	0.1	_		μS
SDA setup time	4		0.6			
(stop condition)	t _{su:sto}	_	0.6		_	μS
Bus-free time	t _{BUF}		1.3	_		μS



• AC Characteristics (Host Interface: SPI Slave Interface)

(Unless otherwise specified, DVDD = AVDD = 1.7 to 1.9, DGND = AGND = 0V, Ta = -30 to +85°C)

Parameter	Symbol	Condition		Unit		
F al allicici		Condition	Min.	Тур.	Max.	Offic
SCLK input cycle	t _{scyc}	_	0.5	-	-	μS
SCLK input pulse width	t _{sw}	_	0.2	_	_	μS
SCS setup time	t _{CS1}	_	80	_	_	ns
	t _{CS2}	_	80	_	_	ns
SCS hold time	t _{CH}	_	80	_	_	ns
SCS input pulse width	t _{CW}	_	90	_	_	ns
SDO output delay time	t _{SD}	_	-	_	240	ns
CLKI input setup time	t _{SS}	_	80	_	_	ns
SDI input hold time	t _{SH}	_	80	_	_	ns



μS

Bus-free time

• AC Characteristics (I2C Master Interface: Standard Mode 100 kHz)

(Unless otherwise specified, DVDD = 4.7 to 1.9, DGND = 4.7

 $t_{\scriptsize\textrm{BUF}}$


(Unless otherwise specified, DVDD = AVDD = 1.7 to 1.9, DGND = AGND = 0V, Ta = -30 to +85°C)						
Symbol	Condition	Rating			Unit	
	Condition	Min.	Тур.	Max.	Offic	
f _{SCL}	<u> </u>	0		100	kHz	
t _{HD:STA}	_	4.0		_	μS	
t_{LOW}	_	4.7		_	μS	
t _{HIGH}	<u> </u>	4.0	_	_	μS	
		4.7				
LSU:STA	_	4.7	_	_	μS	
t _{HD:DAT}	<u> </u>	0	_	_	μS	
t _{SU:DAT}	<u> </u>	0.25	_	_	μS	
	_	4.0			6	
LSU:STO		4.0			μS	
	Symbol fscl thd:sta tlow thigh tsu:sta thd:dat	Symbol Condition fscl — thd:sta — tLow — thigh — tsu:sta — thd:dat — tsu:dat —	Symbol Condition fscl — 0 thd:STA — 4.0 tLOW — 4.7 thigh — 4.7 tsu:STA — 4.7 thd:Dat — 0 tsu:Dat — 0.25	Symbol Condition Rating Min. Typ. 0 — thd:STA — 4.0 — thigh — 4.7 — thigh — 4.7 — thigh — 4.7 — thigh — 0 — thigh — 0 — thigh — 0 — thigh — 0.25 —	Symbol Condition Rating Min. Typ. Max. fscl — 0 — 100 thd:STA — 4.0 — — thigh — 4.7 — — tsu:STA — 4.7 — — thd:DDAT — 0 — — tsu:DAT — 0.25 — —	

• AC Characteristics (I2C Master Interface: Fast Mode 400 kHz)

(Unless otherwise specified, DVDD = AVDD = 1.7 to 1.9, DGND = AGND = 0V, Ta = -30 to +85°C)

4.7

Parameter	Symbol	Condition	Rating			Unit
	Syllibol	Condition	Min.	Тур.	Max.	Ullit
SCL_M clock frequency	f _{SCL}	_	0	_	400	kHz
SCL_M hold time						
(start/restart	t _{HD:STA}	_	0.6	_	_	μS
condition)						
SCL_M "L" level time	t_{LOW}	_	1.3	_	_	μS
SCL_M "H" level time	t _{HIGH}	_	0.6	_	_	μS
SCL_M setup time	4		0.6	_	_	μS
(restart condition)	t _{SU:STA}	_				
SDA_M hold time	t _{HD:DAT}	_	0	_	_	μS
SDA_M setup time	t _{SU:DAT}	_	0.1	_	_	μS
SDA_M setup time	+		0.6	_	_	μS
(stop condition)	tsu:sto	_				
Bus-free time	t _{BUF}	_	1.3	_	_	μS



• Electrical Characteristics of Successive Approximation Type A/D Converter

(Unless otherwise specified, DVDD = AVDD = 1.7 to 1.9, DGND = AGND = 0V, Ta = -30 to +85°C)


Parameter	Symbol	Condition	Rating			l leit
		Condition	Min.	Тур.	Max.	Unit
Resolution	n	-	_	_	12	bit
Integral non-linearity error	INL	2.7V≤V _{REF} ≤3.6V	-4		+4	
margin	IINL	$2.2V \le V_{REF} \le 2.7V$	-6	_	+6	
Differential non-linearity error margin	DNL -	2.7V≤V _{REF} ≤3.6V	-3	1	+3	LSB
		2.2V≤V _{REF} ≤2.7V	-5	_	+5	LOB
Zero-scale error	V _{OFF}	-	-6	_	+6	
Full-scale error	FSE	-	-6	_	+6	
Reference voltage	V_{REF}	ľ	2.2	1	V_{DDA}	V
Conversion time	t _{CONV}	At high-speed operation	_	112	_	ф/СН

 $[\]phi\hbox{:}\ \, \text{Cycle of high-speed clock}$


■ Power-On / Power-Off Procedures

Keep the power-on and power-off procedures of DVDD, VDDL and AVDD supply at the same time. And DVDD, VDDL supply indetical voltage.

The timing restrictions are shown as following.



■ Package Dimensions



Notes for Mounting the Surface Mount Type Package

The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact our responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

■ Revision History

	Issue Date	Page			
Document No.		Previous Edition	New Edition	Description	
PEDL610Q793-00	Oct. 20,2012	١		Preliminary first edition issued	
FEDL610Q793-01	Jun. 12, 2013	1		First edition issued	

NOTES

No copying or reproduction of this document, in part or in whole, is permitted without the consent of LAPIS Semiconductor Co., Ltd

The content specified herein is subject to change for improvement without notice.

The content specified herein is for the purpose of introducing LAPIS Semiconductor's products (hereinafter "Products"). If you wish to use any such Product, please be sure to refer to the specifications, which can be obtained from LAPIS Semiconductor upon request.

Examples of application circuits, circuit constants and any other information contained herein illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production.

Great care was taken in ensuring the accuracy of the information specified in this document. However, should you incur any damage arising from any inaccuracy or misprint of such information, LAPIS Semiconductor shall bear no responsibility for such damage.

The technical information specified herein is intended only to show the typical functions of and examples of application circuits for the Products. LAPIS Semiconductor does not grant you, explicitly or implicitly, any license to use or exercise intellectual property or other rights held by LAPIS Semiconductor and other parties. LAPIS Semiconductor shall bear no responsibility whatsoever for any dispute arising from the use of such technical information.

The Products specified in this document are intended to be used with general-use electronic equipment or devices (such as audio visual equipment, office-automation equipment, communication devices, electronic appliances and amusement devices).

The Products specified in this document are not designed to be radiation tolerant.

While LAPIS Semiconductor always makes efforts to enhance the quality and reliability of its Products, a Product may fail or malfunction for a variety of reasons.

Please be sure to implement in your equipment using the Products safety measures to guard against the possibility of physical injury, fire or any other damage caused in the event of the failure of any Product, such as derating, redundancy, fire control and fail-safe designs. LAPIS Semiconductor shall bear no responsibility whatsoever for your use of any Product outside of the prescribed scope or not in accordance with the instruction manual.

The Products are not designed or manufactured to be used with any equipment, device or system which requires an extremely high level of reliability the failure or malfunction of which may result in a direct threat to human life or create a risk of human injury (such as a medical instrument, transportation equipment, aerospace machinery, nuclear-reactor controller, fuel-controller or other safety device). LAPIS Semiconductor shall bear no responsibility in any way for use of any of the Products for the above special purposes. If a Product is intended to be used for any such special purpose, please contact a ROHM sales representative before purchasing.

If you intend to export or ship overseas any Product or technology specified herein that may be controlled under the Foreign Exchange and the Foreign Trade Law, you will be required to obtain a license or permit under the Law.

Copyright 2012-2013 LAPIS Semiconductor Co., Ltd.