E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	11
Program Memory Size	3.5KB (2K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 8x10b; D/A 1x9b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	14-DIP (0.300", 7.62mm)
Supplier Device Package	14-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f753-i-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





Note: See Table 2 for location of all peripheral functions.

01	14-Pin PDIP/SOIC/TSSOP	16-Pin QFN	ADC	Reference	Op Amp	Comparator	Timer	ССР	Interrupt	Pull-up	Slope Compensation	Basic
RA0	13	12	AN0	FVROUT DACOUT	—	C1IN0+			IOC	Y	—	ICSPDAT
RA1	12	11	AN1	VREF+ FVRIN	_	C1IN0- C2IN0-	—	_	IOC	Y	_	ICSPCLK
RA2	11	10	AN2	COG1FLT	_	C1OUT	T0CKI	_	INT IOC	Y	_	_
RA3	4	3	—	_	—	—	T1G ⁽²⁾	_	IOC	Y	—	MCLR/ VPP
RA4	3	2	AN3	—	—	—	T1G ⁽¹⁾	—	IOC	Υ	—	CLKOUT
RA5	2	1	—	—	—	—	T1CKI	-	IOC	Υ	—	CLKIN
RC0	10	9	AN4	_	OPA1IN+	C2IN0+	_		IOC	_	_	_
RC1	9	8	AN5	—	OPA1IN-	C1IN1- C2IN1-	—	_	IOC	—	_	—
RC2	8	7	AN6	—	OPA1OUT	C1IN2- C2IN2-	—	—	IOC	—	SLPCIN	—
RC3	7	6	AN7	—	—	C1IN3- C2IN3-	—	—	IOC	—	—	—
RC4	6	5	—	COG1OUT1	—	C2OUT			IOC	_	—	—
RC5	5	4	—	COG1OUT0	—		—	CCP1	IOC		—	_
Vdd	1	16	—		_	_					—	Vdd
Vss	14	13	_	—	_	_	—	—	—	—	_	Vss

TABLE 2. 14/10-PIN ALLOCATION TABLE FOR FIGT0F753/HV753	TABLE 2:	14/16-PIN ALLOCATION TABLE FOR PIC16F753/HV753
---	----------	--

Note 1: Default location for peripheral pin function. Alternate location can be selected using the APFCON register.

2: Alternate location for peripheral pin function selected by the APFCON register.

1.0 DEVICE OVERVIEW

The PIC16F753/HV753 devices are covered by this data sheet. They are available in 14-pin PDIP, SOIC, TSSOP and 16-pin QFN packages.

INT 🖂 Configuration 13 8 PORTA Data Bus Program Counter \times RA0 Flash RA1 ٦ŕ 2K X 14 RA2 Program RAM Memory RA3 8-Level Stack X 64 Bytes (13-Bit) File Х RA4 Registers RA5 Program 14 ۶ Y RAM Addr Bus PORTC Addr MUX Instruction Reg RC0 Indirect Direct Addr 7 RC1 8 Addr RC2 FSR Reg RC3 RC4 STATUS Reg RC5 8 3 MUX Ϋ́ ŗ Power-up Instruction Timer Decode & ALU Control Power-on Reset 8 \boxtimes l c Watchdog CLKIN Timing Capture/ W Reg Timer Generation \mathbf{X} . Compare/ Brown-out PŴM CLKOUT Reset (CCP) ٦Ľ Hardware Shunt Regulator Internal Limit (PIC16HV753 only) Oscillator \boxtimes \bowtie \ge Timer1 \boxtimes Block (HLT) MCLR VDD Vss T1G \boxtimes T¹CKI \boxtimes Timer2 Complementary Timer1 Timer0 TOCKI Output Generator (COG) וַך Dual Range Analog Comparator DAC Fixed Voltage Slope and Reference Reference Compensator (FVR) \times \times \times \times C1IN0+/C2IN0+ C1IN0-/C2IN0-C1IN1-C2IN1-C2IN1-C2IN1-C1OUT/C2OUT Op Amp



Block Diagrams and pinout descriptions of the devices

are shown in Figure 1-1 and Table 1-1.

2.0 MEMORY ORGANIZATION

2.1 Program Memory Organization

The PIC16F753/HV753 has a 13-bit program counter capable of addressing an 8K x 14 program memory space. Only the first 2K x 14 (0000h-07FFh) is physically implemented. Accessing a location above these boundaries will cause a wrap-around within the first 2K x 14 space for PIC16F753/HV753. The Reset vector is at 0000h and the interrupt vector is at 0004h (see Figure 2-1).





2.2 Data Memory Organization

The data memory (see Figure 2-2) is partitioned into four banks, which contain the General Purpose Registers (GPR) and the Special Function Registers (SFR). The Special Function Registers are located in the first 32 locations of each bank. Register locations 40h-6Fh in Bank 0 are General Purpose Registers, implemented as static RAM. Register locations 70h-7Fh in Bank 0 are Common RAM and shared as the last 16 addresses in all Banks. All other RAM is unimplemented and returns '0' when read. The RP<1:0> bits of the STATUS register are the bank select bits.

<u>RP1</u> <u>RP0</u>

0	0	\rightarrow Bank 0 is selected
0	1	\rightarrow Bank 1 is selected
1	0	\rightarrow Bank 2 is selected
1	1	\rightarrow Bank 3 is selected

2.2.1 GENERAL PURPOSE REGISTER FILE

The register file is organized as 64×8 in the PIC16F753/HV753. Each register is accessed, either directly or indirectly, through the File Select Register (FSR) (see Section 2.5 "Indirect Addressing, INDF and FSR Registers").

2.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and peripheral functions for controlling the desired operation of the device (see Table 2-1). These registers are static RAM.

The special registers can be classified into two sets: core and peripheral. The Special Function Registers associated with the "core" are described in this section. Those related to the operation of the peripheral features are described in the section of that peripheral feature.

4.5.1 OSCTUNE REGISTER

The oscillator is factory-calibrated, but can be adjusted in software by writing to the OSCTUNE register (Register 4-2). The default value of the OSCTUNE register is '0'. The value is a 5-bit two's complement number.

When the OSCTUNE register is modified, the frequency will begin shifting to the new frequency. Code execution continues during this shift. There is no indication that the shift has occurred.

REGISTER 4-2: OSCTUNE: OSCILLATOR TUNING REGISTER

U-0	U-0	U-0	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u
—	—				TUN<4:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-5 Unimplemented: Read as '0'

bit 4-0

TUN<4	I:0>: Frequency Tuning bits
01111	= Maximum frequency
01110	=
•	
•	
•	
00001	=
00000	= Oscillator module is running at the calibrated frequency.
11111	=
•	
•	
•	

10000 = Minimum frequency

TABLE 4-2: SUMMARY OF REGISTERS ASSOCIATED WITH CLOCK SOURCES

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
OSCCON	—	_	IRCF	<1:0>	—	HTS	LTS	—	37
OSCTUNE		_	—			TUN<4:0>			38

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by clock sources.

TABLE 4-3: SUMMARY OF CONFIGURATION WORD CLOCK SOURCES

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
	13:8		_	DEBUG	CLKOUTEN	WRT	<1:0>	BOREI	N<1:0>	450
CONFIG	7:0	_	CP	MCLRE	PWRTE	WDTE	_		FOSC0	150

Legend: — = unimplemented location, read as '1'. Shaded cells are not used by clock sources.

Note 1: See Configuration Word register (Register 19-1) for operation of all register bits.

5.5 Register Definitions: PORTA Control

REGISTE	R 5-2:	PORIA	A: POR IA RE	GISTER							
U-0		U-0	R/W-x/u	R/W-x/u	R-x/x	R/W-x/u	R/W-x/u	R/W-x/u			
_		_	RA5	RA4	RA3	RA2	RA1	RA0			
bit 7								bit 0			
Legend:											
R = Readable bit W = Writable bit					U = Unimplemented bit, read as '0'						
u = Bit is und	hanged		x = Bit is unknow	/n	-n/n = Value at I	POR and BOR/Val	ue at all other Res	ets			
'1' = Bit is se	t		'0' = Bit is cleare	d							
bit 7-6 bit 5-0	Unim RA<5 1 = Pc 0 = Pc	plemented : 0> : PORT ort pin is <u>></u> ort pin is <u><</u>	I: Read as '0' ʿA I/O Value bits ⁽¹⁾ Vi∺ Vi∟								
Note 1:	Writes to PC values.	ORTA are a	actually written to	corresponding L	ATA register. Rea	ds from PORTA re	gister is return of	actual I/O pin			

REGISTER 5-3: TRISA: PORTA TRI-STATE REGISTER

U-0	U-0	R/W-1/1	R/W-1/1	R-1/1	R/W-1/1	R/W-1/1	R/W-1/1
—	—	TRISA5	TRISA4	TRISA3 ⁽¹⁾	TRISA2	TRISA1	TRISA0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6	Unimplemented: Read as '0'
bit 5-0	TRISA<5:0>: PORTA Tri-State Control bits ⁽¹⁾
	1 = PORTA pin configured as an input (tri-stated)
	0 = PORTA pin configured as an output

Note 1: TRISA3 always reads '1'.

REGISTER 5-4: LATA: PORTA DATA LATCH REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	U-0	R/W-x/u	R/W-x/u	R/W-x/u
—	—	LATA5	LATA4	—	LATA2	LATA1	LATA0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6	Unimplemented: Read as '0'
---------	----------------------------

bit 5-4 LATA<5:4>: PORTA Output Latch Value bits⁽¹⁾

bit 3 Unimplemented: Read as '0'

bit 2-0 LATA<2:0>: PORTA Output Latch Value bits⁽¹⁾

Note 1: Writes to PORTA are actually written to corresponding LATA register. Reads from PORTA register is return of actual I/O pin values.

7.5.2.1 T1G Pin Gate Operation

The T1G pin is one source for Timer1 gate control. It can be used to supply an external source to the Timer1 gate circuitry.

7.5.2.2 Timer0 Overflow Gate Operation

When Timer0 increments from FFh to 00h, a low-tohigh pulse will automatically be generated and internally supplied to the Timer1 gate circuitry.

7.5.2.3 C1OUT/C2OUT Gate Operation

The outputs from the Comparator C1 and C2 modules can be used as gate sources for the Timer1 module.

7.5.3 TIMER1 GATE TOGGLE MODE

When Timer1 Gate Toggle mode is enabled, it is possible to measure the full-cycle length of a Timer1 gate signal, as opposed to the duration of a single-level pulse.

The Timer1 gate source is routed through a flip-flop that changes state on every incrementing edge of the signal. See Figure 7-4 for timing details.

Timer1 Gate Toggle mode is enabled by setting the T1GTM bit of the T1GCON register. When the T1GTM bit is cleared, the flip-flop is cleared and held clear. This is necessary in order to control which edge is measured.

Note:	Enabling Toggle mode at the same time			
	as changing the gate polarity may result in			
	indeterminate operation.			

7.5.4 TIMER1 GATE SINGLE-PULSE MODE

When Timer1 Gate Single-Pulse mode is enabled, it is possible to capture a single-pulse gate event. Timer1 Gate Single-Pulse mode is first enabled by setting the T1GSPM bit in the T1GCON register. Next, the T1GGO/DONE bit in the T1GCON register must be set. The Timer1 will be fully enabled on the next incrementing edge. On the next trailing edge of the pulse, the T1GGO/DONE bit will automatically be cleared. No other gate events will be allowed to increment Timer1 until the T1GGO/DONE bit is once again set in software.

Clearing the T1GSPM bit of the T1GCON register will also clear the T1GGO/DONE bit. See Figure 7-5 for timing details.

Enabling the Toggle mode and the Single-Pulse mode simultaneously will permit both sections to work together. This allows the cycle times on the Timer1 gate source to be measured. See Figure 7-6 for timing details.

7.5.5 TIMER1 GATE VALUE STATUS

When Timer1 gate value status is utilized, it is possible to read the most current level of the gate control value. The value is stored in the T1GVAL bit in the T1GCON register. The T1GVAL bit is valid even when the Timer1 gate is not enabled (TMR1GE bit is cleared).

7.5.6 TIMER1 GATE EVENT INTERRUPT

When Timer1 gate event interrupt is enabled, it is possible to generate an interrupt upon the completion of a gate event. When the falling edge of T1GVAL occurs, the TMR1GIF flag bit in the PIR1 register will be set. If the TMR1GIE bit in the PIE1 register is set, then an interrupt will be recognized.

The TMR1GIF flag bit operates even when the Timer1 gate is not enabled (TMR1GE bit is cleared).

10.4 Register Definitions: CCP Control

REGISTER 10-1: CCP1CON: CCP1 CONTROL REGISTER

U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
_	_	DC1B<1:0>			CCP1	A<3:0>	
bit 7							bit 0
Legend:							
R = Readable bi	t	W = Writable bit	t	U = Unimpleme	ented bit, read as	ʻ0'	
u = Bit is unchanged x = Bit is unknown			wn	-n/n = Value at	POR and BOR/V	alue at all other	Reset
'1' = Bit is set		'0' = Bit is cleare	ed				
bit 7-6	Unimplement	ed: Read as '0'					
bit 5-4	DC1B<1:0>: F	WM Duty Cycle L	east Significan	t bits			
	Capture mode: Unused						
	Compare mode: Unused						
	PWM mode:						
	These bits are	the two LSbs of t	he PWM duty c	ycle. The eight M	Sbs are found in	CCPR1L.	
bit 3-0	CCP1M<3:0>:	CCP1 Mode Sele	ect bits				
	0000 = Captu	ure/Compare/PWI	V off (resets CC	CP1 module)			
	0001 = Rese	rved		b			
	0010 = Com	rved	oulput on mail				
	01.00 C ast		- 11:				
	0100 = Captil0101 = Captil	ure mode: every i	ising edge				
	0110 = Capt	ure mode: every 4	th rising edge				
	0111 = Capture mode: every 16th rising edge						
	1000 = Compare mode: initialize CCP1 pin low; set output on compare match (set CCP1IF)						
	1001 = Com	pare mode: initializ	ze CCP1 pin hig	gh; clear output o	n compare match	n (set CCP1IF)	
	1010 = Com	pare mode: gener	ate software int	errupt only; CCP	I pin reverts to I/	O state	
	1011 = Comp if A/D	pare mode: Specia) module is enable	ai Event Triggei ≥d)	r (CCP1 resets Ti	mer, sets CCP1I	F bit, and starts	A/D conversion
	11xx = PWM	l mode	~,				

11.0 COMPLEMENTARY OUTPUT GENERATOR (COG) MODULE

The primary purpose of the Complementary Output Generator (COG) is to convert a single output PWM signal into a two output complementary PWM signal. The COG can also convert two separate input events into a single or complementary PWM output.

The COG PWM frequency and duty cycle are determined by a rising event input and a falling event input. The rising event and falling event may be the same source. Sources may be synchronous or asynchronous to the COG_clock.

The rate at which the rising event occurs determines the PWM frequency. The time from the rising event input to the falling event input determines the duty cycle.

A selectable clock input is used to generate the phase delay, blanking and dead-band times.

A simplified block diagram of the COG is shown in Figure 11-1.

The COG module has the following features:

- Two modes of operation:
 - Synchronous PWM
 - Push-pull
- Selectable clock source
- · Independently selectable rising event sources
- Independently selectable falling event sources
- Independently selectable edge or level event sensitivity
- · Independent output enables
- · Independent output polarity selection
- Phase delay with independent rising and falling delay times
- Dead-band control with:
 - Independent rising and falling event dead-band times
 - Synchronous and asynchronous timing
- Blanking control with independent rising and falling event blanking times
- Auto-shutdown control with:
 - Independently selectable shutdown sources
 - Auto-restart enable
 - Auto-shutdown pin override control (high, low, off, and High-Z)

11.1 Fundamental Operation

11.1.1 SYNCHRONOUS PWM MODE

In synchronous PWM mode, the COG generates a two output complementary PWM waveform from rising and falling event sources. In the simplest configuration, the rising and falling event sources have the same signal, which is a PWM signal with the desired period and duty cycle. The COG converts this single PWM input into a dual complementary PWM output. The frequency and duty cycle of the dual PWM output match those of the single input PWM signal. The off-to-on transition of each output can be delayed from the on-to-off transition of the other output, thereby creating a time immediately after the PWM transition where neither output is driven. This is referred to as dead time and is covered in **Section 11.5 "Dead-Band Control"**.

A typical operating waveform, with dead band, generated from a single CCP1 input is shown in Figure 11-4.

11.1.2 PUSH-PULL MODE

In Push-Pull mode, the COG generates a single PWM output that alternates every PWM period, between the two COG output pins. The output drive activates with the rising input event and terminates with the falling event input. Each rising event starts a new period and causes the output to switch to the COG pin not used in the previous period.

A typical push-pull waveform generated from a single CCP1 input is shown in Figure 11-6.

Push-Pull mode is selected by setting the GxMD bit of the COGxCON0 register.

11.1.3 ALL MODES

In addition to generating a complementary output from a single PWM input, the COG can also generate PWM waveforms from a periodic rising event and a separate falling event. In this case, the falling event is usually derived from analog feedback within the external PWM driver circuit. In this configuration, high-power switching transients may trigger a false falling event that needs to be blanked out. The COG can be configured to blank falling (and rising) event inputs for a period of time immediately following the rising (and falling) event drive output. This is referred to as input blanking and is described in **Section 11.6 "Blanking Control"**.

It may be necessary to guard against the possibility of circuit faults. In this case, the active drive must be terminated before the Fault condition causes damage. This is referred to as auto-shutdown and is described in **Section 11.8 "Auto-shutdown Control"**.

A feedback falling event arriving too late or not at all can be terminated with auto-shutdown or by enabling one of the Hardware Limit Timer (HLT) event inputs. See **Section 9.0 "Hardware Limit Timer (HLT) Module"** for more information about the HLT.

The COG can be configured to operate in phase delayed conjunction with another PWM. The active drive cycle is delayed from the rising event by a phase delay timer. Phase delay is covered in more detail in **Section 11.7 "Phase Delay"**. A typical operating waveform, with phase delay and dead band, generated from a single CCP1 input, is shown in Figure 11-5.

11.9 Buffer Updates

Changes to the phase, dead-band, and blanking count registers need to occur simultaneously during COG operation to avoid unintended operation that may occur as a result of delays between each register write. This is accomplished with the GxLD bit of the COGxCON0 register and double buffering of the phase, blanking, and dead-band count registers.

Before the COG module is enabled, writing the count registers loads the count buffers without need of the GxLD bit. However, when the COG is enabled, the count buffers updates are suspended after writing the count registers until after the GxLD bit is set. When the GxLD bit is set, the phase, dead-band, and blanking register values are transferred to the corresponding buffers synchronous with COG operation. The GxLD bit is cleared by hardware when the transfer is complete.

11.10 Alternate Pin Selection

The COGxOUT0, COGxOUT1 and COGxFLT functions can be directed to alternate pins with control bits of the APFCON register. Refer to Register 5-1.

Note: The default COG outputs have high drive strength capability, whereas the alternate outputs do not.

11.11 Operation During Sleep

The COG continues to operate in Sleep provided that the COG_clock, rising event, and falling event sources remain active.

The HFINTSOC remains active during Sleep when the COG is enabled and the HFINTOSC is selected as the COG_clock source.

11.12 Configuring the COG

The following steps illustrate how to properly configure the COG to ensure a synchronous start with the rising event input:

- 1. Configure the desired COGxFLT input, COGxOUT0 and COGxOUT1 pins with the corresponding bits in the APFCON register.
- 2. Clear all ANSELA register bits associated with pins that are used for COG functions.
- Ensure that the TRIS control bits corresponding to COGxOUT0 and COGxOUT1 are set so that both are configured as inputs. These will be set as outputs later.
- 4. Clear the GxEN bit, if not already cleared.
- 5. Set desired dead-band times with the COGxDBR and COGxDBF registers.
- 6. Set desired blanking times with the COGxBKR and COGxBKF registers.
- 7. Set desired phase delay with the COGxPHR and COGxPHF registers.
- 8. Select the desired shutdown sources with the COGxASD1 register.
- 9. Set up the following controls in COGxASD0 auto-shutdown register:
 - Select both output overrides to the desired levels (this is necessary, even if not using auto-shutdown because start-up will be from a shutdown state).
 - Set the GxASDE bit and clear the GxARSEN bit.
- 10. Select the desired rising and falling event sources with the COGxRIS and COGxFIS registers.
- 11. Select the desired rising and falling event modes with the COGxRSIM and COGxFSIM registers.
- 12. Configure the following controls in the COGxCON1 register:
 - Select the desired clock source
 - Select the desired dead-band timing sources
- 13. Configure the following controls in the COGxCON0 register:
 - Select the desired output polarities.
 - Set the output enables of the outputs to be used.
- 14. Set the GxEN bit.
- 15. Clear TRIS control bits corresponding to COGxOUT0 and COGxOUT1 to be used, thereby configuring those pins as outputs.
- 16. If auto-restart is to be used, set the GxARSEN bit and the GxASDE will be cleared automatically. Otherwise, clear the GxASDE bit to start the COG.

13.5 Register Definitions: FVR Control

REGISTER 13-1: FVR1CON0: FIXED VOLTAGE REFERENCE CONTROL REGISTER

R/W-0/0	R-q/q	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0
FVREN	FVRRDY	FVROE	FVRBUFSS1	FVRBUFSS0	_	—	FVRBUFEN
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpleme	ented bit, read	as '0'	
u = Bit is uncha	anged	x = Bit is unkr	nown	-n/n = Value at	POR and BOF	R/Value at all o	other Resets
'1' = Bit is set		'0' = Bit is cle	ared	q = Value depe	ends on condition	on	
bit 7	FVREN: Fixed Voltage Reference Enable bit 0 = Fixed Voltage Reference is disabled 1 = Fixed Voltage Reference is enabled						
bit 6	FVRRDY: Fixed Voltage Reference Ready Flag bit 0 = Fixed Voltage Reference output is not ready or not enabled bit 1 = Fixed Voltage Reference output is ready for use						
bit 5	FVROE: Voltage Reference Output Pin Buffer Enable bit 0 = Output pass gate is disabled 1 = Output pass gate is enabled						
bit 4-3	 FVRBUFSS<1:0>: Voltage Reference Pin Buffer Source Select bits 00 = Selects the output of the band gap as the input 01 = DAC output 10 = Op amp buffered output 11 = Selects FVRIN (RA1) 						
bit 2-1	Unimplemented: Read as '0'						
bit 0	FVRBUFEN:	Voltage Refer	ence Output Pir	n Buffer Enable I	bit		
	0 = Output b	uffer is disable	d				
	1 = Output b	uffer is enable	d				

TABLE 13-1: SUMMARY OF REGISTERS ASSOCIATED WITH FIXED VOLTAGE REFERENCE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
FVR1CON0	FVREN	FVRRDY	FVROE	FVRBUFSS1	FVRBUFSS0			FVRBUFEN	116

Legend: Shaded cells are not used with the Fixed Voltage Reference.

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
CXINTP				10,00 0,0	10,00,0	CxNCH<2.0>	10,00 0,0
bit 7	OAIITI			·		0/10/1<2.02	bit 0
bit I							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BC	R/Value at all o	other Resets
'1' = Bit is set		'0' = Bit is cle	ared				
bit 7	CxINTP: Con	nparator Interru	upt on Positive	Goina Edae E	nable bit		
	1 = The CxIF	- interrupt flag	will be set upo	n a positive goi	ng edge of the	CxOUT bit	
	0 = No interr	upt flag will be	set on a posit	ive going edge	of the CxOUT	bit	
bit 6	CxINTN: Cor	nparator Interru	upt on Negativ	e Going Edge I	Enable bit		
	1 = The CxIF	interrupt flag	will be set upo	n a negative go	oing edge of the	e CxOUT bit	
	0 = No interr	upt flag will be	set on a nega	tive going edge	of the CxOUT	bit	
bit 5-3	CxPCH<1:0>	Comparator I	Positive Input	Channel Select	bits		
	000 = CxVP	connects to C	kIN+ pin				
	001 = CXVP	connects to da	AC_OUT				
	010 = CxVP 011 = CxVP	connects to SI	ope Compens	ator Output			
	1xx = CxVP	connects to Ad	GND				
bit 2-0	CxNCH<2:0>	Comparator	Negative Input	Channel Seleo	ct bits		
	000 = CxVN	connects to C>	(IN0- pin				
	001 = CxVN	connects to C>	dN1- pin				
	010 = CXVN	connects to C	(IN2- pin				
	$0 \perp \perp = CXVN$ $1 \times x = CXVN$	connects to Sk	ans-pin ope Compens	ator Output			
				ale. Output			

REGISTER 15-2: CMxCON1: COMPARATOR Cx CONTROL REGISTER 1

REGISTER 15-3: CMOUT: COMPARATOR OUTPUT REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	R-0/0	R-0/0
—	—	—	—	_	—	MCOUT2	MCOUT1
bit 7 bit (bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

- bit 1 MCOUT2: Mirror Copy of C2OUT bit
- bit 0 MCOUT1: Mirror Copy of C1OUT bit

16.0 OPERATIONAL AMPLIFIER (OPA) MODULE

The Operational Amplifier (OPA) is a standard threeterminal device requiring external feedback to operate. The OPA module has the following features:

- External Connections to I/O Ports
- Selectable Unity Gain Bandwidth Product Option
- Low-Leakage Inputs
- Factory-Calibrated Input Offset Voltage

16.1 OPAxCON0 Register

The OPAxCON0 register, shown in Register 16-1, controls the OPA module.

The OPA module is enabled by setting the OPAxEN bit of the OPAxCON register. When enabled, the OPA forces the output driver of the OPAxOUT pin into tristate to prevent contention between the driver and the OPA output.

The OPAxUGM bit of the OPAxCON register enables the Unity Gain Bandwidth mode (voltage follower) of the amplifier. In Unity Gain mode, the OPAxNCH<1:0> inputs are disabled. The default mode is normal threeterminal operation.

Note: When the OPA module is enabled, the OPAxOUT pin is driven by the op amp output, not by the PORT digital driver. Refer to Section 22.0 "Electrical Specifications" for the op amp output drive capability.

16.2 Effects of a Reset

A device Reset forces all registers to their Reset state. This disables the OPA module.

16.3 OPA Module Performance

Common AC and DC performance specifications for the OPA module:

- Common Mode Voltage Range
- Leakage Current
- Input Offset Voltage
- Open Loop Gain
- Gain Bandwidth Product

Common mode voltage range is the specified voltage range for the OPAx+ and OPAx- inputs, for which the OPA module will perform within its specifications. The OPA module is designed to operate with input voltages between Vss and VDD. Behavior for Common mode voltages greater than VDD or below Vss is not guaranteed.

Leakage current is a measure of the small source or sink currents on the OPAx+ and OPAx- inputs. To minimize the effect of leakage currents, the effective impedances connected to the OPAx+ and OPAx- inputs should be kept as small as possible and equal. Input offset voltage is a measure of the voltage difference between the OPAx+ and OPAx- inputs in a closed loop circuit with the OPA in its linear region. The offset voltage will appear as a DC offset in the output equal to the input offset voltage, multiplied by the gain of the circuit.

The input offset voltage is also affected by the Common mode voltage. The OPA is factory-calibrated to minimize the input offset voltage of the module. Open loop gain is the ratio of the output voltage to the differential input voltage (OPAx+) - (OPAx-). The gain is greatest at DC and falls off with frequency.

Gain Bandwidth Product or GBWP is the frequency at which the open loop gain falls off to 0 dB. The lower GBWP is optimized for systems requiring low-frequency response and low-power consumption.

PIC16F753/HV753





17.2 Using the SC Module

The slope compensator input reference voltage should be set to the target circuit peak current sense voltage. The slope compensator output voltage starts at the input reference voltage and should fall at a rate less than half the target circuit current sense voltage rate of rise. Therefore, the compensator slope expressed as volts per μ s can be computed as shown in Equation 17-2.

EQUATION 17-1: SC MODULE

$$\frac{V}{\mu s} \ge \frac{\frac{VREF}{2}}{PWM Period (\mu s)}$$

For example, when the circuit is using a 1Ω current sense resistor and the peak current is 1A, then the peak current expressed as a voltage (VREF) is 1V. If your power supply is running at 1 MHz, then the period is 1 µs. Therefore, the desired slope is:

EQUATION 17-2: SLOPE COMPENSATION VOLTAGE

$$\frac{\frac{V_{REF}}{2}}{PWM Period (\mu s)} = \frac{1}{2} = 0.5 V/\mu s$$
Note: The setting for 0.5V/µs is
SCxISET<3:0> = 6 and SCxRNG = 0.

18.0 INSTRUCTION SET SUMMARY

The PIC16F753/HV753 instruction set is highly orthogonal and is comprised of three basic categories:

- Byte-oriented operations
- Bit-oriented operations
- Literal and control operations

Each PIC16 instruction is a 14-bit word divided into an **opcode**, which specifies the instruction type and one or more **operands**, which further specify the operation of the instruction. The formats for each of the categories is presented in Figure 18-1, while the various opcode fields are summarized in Table 18-1.

Table 18-2 lists the instructions recognized by the MPASMTM assembler.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator, which selects the bit affected by the operation, while 'f' represents the address of the file in which the bit is located.

For **literal and control** operations, 'k' represents an 8-bit or 11-bit constant, or literal value.

One instruction cycle consists of four oscillator periods; for an oscillator frequency of 4 MHz, this gives a normal instruction execution time of 1 μ s. All instructions are executed within a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of an instruction. When this occurs, the execution takes two instruction cycles, with the second cycle executed as a NOP.

All instruction examples use the format '0xhh' to represent a hexadecimal number, where 'h' signifies a hexadecimal digit.

18.1 Read-Modify-Write Operations

Any instruction that specifies a file register as part of the instruction performs a Read-Modify-Write (RMW) operation. The register is read, the data is modified, and the result is stored according to either the instruction or the destination designator 'd'. A read operation is performed on a register even if the instruction writes to that register.

For example, a CLRF PORTA instruction will read PORTA, clear all the data bits, then write the result back to PORTA. This example would have the unintended consequence of clearing the condition that set the IOCIF flag.

TABLE 18-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= 0 or 1). The assembler will generate code with $x = 0$. It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; $d = 0$: store result in W, d = 1: store result in file register f. Default is $d = 1$.
PC	Program Counter
TO	Time-out bit
С	Carry bit
DC	Digit carry bit
Z	Zero bit
PD	Power-down bit

FIGURE 18-1: GENERAL FORMAT FOR INSTRUCTIONS



TABLE 19-4: INITIALIZATION CONDITI	ION FOR REGISTERS
------------------------------------	-------------------

Register	Address	Power-on Reset	MCLR Reset WDT Reset Brown-out Reset ⁽¹⁾	Wake-up from Sleep through Interrupt Wake-up from Sleep through WDT Time-out
W		xxxx xxxx	<u>uuuu</u> uuuu	<u>uuuu</u> uuuu
INDF	00h/80h/ 100h/180h	xxxx xxxx	xxxx xxxx	սսսս սսսս
TMR0	01h	xxxx xxxx	uuuu uuuu	uuuu uuuu
PCL	02h/82h/ 102h/182h	0000 0000	0000 0000	PC + 1 ⁽³⁾
STATUS	03h/83h/ 103h/183h	0001 1xxx	000q quuu ⁽⁴⁾	uuuq quuu ⁽⁴⁾
FSR	04h/84h/ 104h/184h	XXXX XXXX	սսսս սսսս	սսսս սսսս
PORTA	05h	xx xxxx	uu uuuu	uu uuuu
IOCAF	08h	00 0000	00 0000	uu uuuu
PCLATH	0Ah/8Ah/ 10Ah/18Ah	0 0000	0 0000	u uuuu
INTCON	0Bh/8Bh/ 10Bh/18Bh	0000 0000	0000 0000	uuuu uuuu ⁽²⁾
PIR1	0Ch	000-0	000-0	uuu-u (2)
PIR2	0Dh	00 -0-0	00 -0-0	uu -u-u (2)
TMR1L	0Fh	xxxx xxxx	սսսս սսսս	սսսս սսսս
TMR1H	10h	XXXX XXXX	սսսս սսսս	սսսս սսսս
T1CON	11h	0000 00-0	uuuu uu-u	uuuu uu-u
T1GCON	12h	0000 0x00	0000 0x00	uuuu uuuu
CCPR1L ⁽¹⁾	13h	xxxx xxxx	սսսս սսսս	սսսս սսսս
CCPR1H ⁽¹⁾	14h	xxxx xxxx	սսսս սսսս	սսսս սսսս
CCP1CON ⁽¹⁾	15h	00 0000	00 0000	uu uuuu
ADRESL ⁽¹⁾	1Ch	xxxx xxxx	սսսս սսսս	սսսս սսսս
ADRESH ⁽¹⁾	1Dh	xxxx xxxx	սսսս սսսս	սսսս սսսս
ADCON0 ⁽¹⁾	1Eh	0000 0000	0000 0000	սսսս սսսս
ADCON1 ⁽¹⁾	1Fh	-000	-000	-uuu
OPTION_REG	81h/181h	1111 1111	1111 1111	uuuu uuuu
TRISA	85h	11 1111	11 1111	uu uuuu
IOCAP	88h	00 0000	00 0000	uu uuuu
PIE1	8Ch	00000	00000	uuuuu
PIE2	8Dh	00-0	00-0	uu -u-u
OSCCON	8Fh	01 -00-	uu -uu-	uu -uu-
FVRCON	90h	0000	0000	uuuu
DACCON0	91h	0000	0000	uuuu
DACCON1	92h	0 0000	0 0000	u uuuu
CM2CON0	9Bh	0000 0100	0000 0100	սսսս սսսս
CM2CON1	9Ch	00000	00000	uuuuu

 $\label{eq:logend: logend: u = unchanged, x = unknown, - = unimplemented bit, reads as `0', q = value depends on condition.$

Note 1: If VDD goes too low, Power-on Reset will be activated and registers will be affected differently.

2: One or more bits in INTCON and/or PIRx will be affected (to cause wake-up).

3: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

4: See Table 19-5 for Reset value for specific condition.

5: If Reset was due to brown-out, then bit 0 = 0. All other Resets will cause bit 0 = u.

PIC16F753		Standard Operating Conditions (unless otherwise stated) Sleep mode							
PIC16HV753									
Param Device				Max.	Max.		Conditions		
No.	Characteristics	Min.	турт	85°C	125°C	Units	Vdd	Note	
Power-down Base Current (IPD) ⁽²⁾									
D020		—	0.05	0.50	3.50	μA	2.0	WDT, BOR, Comparator, VREF and	
		—	0.15	1.00	4.00	μA	3.0	T1OSC disabled	
		—	0.35	1.50	5.00	μA	5.0		
D020		_	70	130	140	μA	2.0		
		—	140	175	185	μA	3.0		
		—	175	230	250	μA	4.5		
	Power-down Bas	e Curre	ent (IPD) ⁽²	2, 3)					
D021		_	0.96	1.30	3.72	μA	2.0	WDT Current ⁽¹⁾	
		_	1.05	2.10	6.50	μA	3.0		
		—	1.87	2.92	6.86	μA	5.0		
D021		—	66	127	141	μA	2.0		
			137	172	176	μA	3.0		
		—	176	228	233	μA	4.5		
D022		—	4	7	10	μA	3.0	BOR Current ⁽¹⁾	
		—	5	8	11	μA	5.0		
D022		_	140	175	180	μA	3.0		
		—	178	230	236	μA	4.5		
D023		—	160	345	375	μA	2.0	CxSP = 1, Comparator Current ⁽¹⁾ ,	
		_	180	370	405	μA	3.0	single comparator enabled	
		—	220	410	445	μA	5.0		
D023			225	380	380	μA	2.0		
		_	250	420	420	μA	3.0		
		—	381	500	500	μA	4.5		
D024			50	105	115	μA	2.0	CxSP = 0, Comparator Current ⁽¹⁾ ,	
			55	110	120	μA	3.0	single comparator enabled	
			70	120	132	μA	5.0		
D024		_	115	200	200	μA	2.0		
		_	150	220	220	μA	3.0		
		—	240	277	277	μA	4.5		

TABLE 22-3:POWER-DOWN CURRENTS (IPD) (1,2)

These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The peripheral △ current can be determined by subtracting the base IPD current from this limit. Max values should be used when calculating total current consumption.

- 2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to Vss.
- 3: Shunt regulator is always ON and always draws operating current.

PIC16F753/HV753

TABLE 22-3: POWER-DOWN CURRENTS (IPD) (CONTINUED)^(1,2)

PIC16F753		Standard Operating Conditions (unless otherwise stated) Sleep mode							
PIC16HV753									
Param Device No. Characteristics		Min.	Тур†	Max. 85°C	Max. 125°C	Units	Conditions		
							Vdd	Note	
	Power-down Bas	e Curre	ent (IPD) ⁽²	2, 3)					
D025		_	0.10	0.41	3.51	μA	3.0	A/D Current ⁽¹⁾ , no conversion in	
		_	0.12	0.55	4.41	μA	5.0	progress	
D025		—	145	171	175	μA	3.0		
		—	185	226	231	μA	4.5		
D026		—	20	37	37	μA	2.0	DAC Current ⁽¹⁾	
		—	30	46	46	μA	3.0		
		—	50	76	76	μA	5.0		
D026		—	85	155	155	μA	2.0		
		—	165	213	213	μA	3.0		
		—	215	284	284	μA	4.5		
D027		_	115	15 185 203 μA		μA	2.0	FVR Current ⁽¹⁾ , FVRBUFEN = 1,	
		—	120	193	219	μA	3.0	FVROUT buffer enabled	
		_	125	196	224	μA	5.0		
D027		_	65	126	145	μA	2.0		
			136	171	182	μA	3.0		
		_	175	226	231	μA	4.5		
D028			1	2	4	μA	2.0	T1OSC Current,	
			2	3	5	μA	3.0	TMR1CS <1:0> = 11	
		—	9	20	21	μA	5.0		
D028			65	126	140	μA	2.0		
		—	136	172	180	μA	3.0		
			175	228	235	μA	4.5		
D029			140	258	265	μA	2.0	Op-Amp Current ⁽¹⁾	
			155	326	340	μA	3.0		
			165	421	422	μA	5.0		
D029			140	260	265	μA	2.0		
		_	155	325	340	μA	3.0		
		—	165	400	410	μA	4.5		

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The peripheral △ current can be determined by subtracting the base IPD current from this limit. Max values should be used when calculating total current consumption.

2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to Vss.

3: Shunt regulator is always ON and always draws operating current.

PIC16F753/HV753









24.3 Package Details

The following sections give the technical details of the packages.

14-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	INCHES			
Dimens	sion Limits	MIN	NOM	MAX	
Number of Pins	N	14			
Pitch	е	.100 BSC			
Top to Seating Plane	Α	-	-	.210	
Molded Package Thickness	A2	.115	.130	.195	
Base to Seating Plane	A1	.015	-	-	
Shoulder to Shoulder Width	E	.290	.310	.325	
Molded Package Width	E1	.240	.250	.280	
Overall Length	D	.735	.750	.775	
Tip to Seating Plane	L	.115	.130	.150	
Lead Thickness	С	.008	.010	.015	
Upper Lead Width	b1	.045	.060	.070	
Lower Lead Width	b	.014	.018	.022	
Overall Row Spacing §	eB	_	_	.430	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located with the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-005B

14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	N	14			
Pitch	е	0.65 BSC			
Overall Height	А	-	-	1.20	
Molded Package Thickness	A2	0.80	1.00	1.05	
Standoff	A1	0.05	-	0.15	
Overall Width	E	6.40 BSC			
Molded Package Width	E1	4.30	4.40	4.50	
Molded Package Length	D	4.90	5.00	5.10	
Foot Length	L	0.45	0.60	0.75	
Footprint	(L1)	1.00 REF			
Foot Angle	φ	0°	-	8°	
Lead Thickness	С	0.09	-	0.20	
Lead Width	b	0.19	-	0.30	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or

protrusions shall not exceed 0.15mm per side.

3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-087C Sheet 2 of 2