



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Active |
|----------------------------|---------------------------------------------------------------------------|
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 20MHz |
| Connectivity | - |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 11 |
| Program Memory Size | 3.5KB (2K x 14) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 128 × 8 |
| Voltage - Supply (Vcc/Vdd) | 2V ~ 5.5V |
| Data Converters | A/D 8x10b; D/A 1x9b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 14-SOIC (0.154", 3.90mm Width) |
| Supplier Device Package | 14-SOIC |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic16f753t-i-sl |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3.3 Register Definitions: Flash Program Memory Control

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-----------------|-------|------------------|-------|-------------------|------------------|-------------------|-------|
| | | | PMDA | TL<7:0> | | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable I | oit | W = Writable bi | t | U = Unimplem | nented bit, read | l as '0' | |
| -n = Value at P | OR | '1' = Bit is set | | '0' = Bit is clea | ared | x = Bit is unknow | n |

REGISTER 3-1: PMDATL: PROGRAM MEMORY DATA LOW BYTE REGISTER

bit 7-0 PMDATL<7:0>: Eight Least Significant Data bits to Write or Read from Program Memory

REGISTER 3-2: PMADRL: PROGRAM MEMORY ADDRESS LOW BYTE REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------------|-------|-------|-------|-------|-------|-------|-------|
| PMADRL<7:0> | | | | | | | |
| bit 7 bit 0 | | | | | | | |

| Legend: | | | |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read | as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 7-0 PMADRL<7:0>: Eight Least Significant Address bits for Program Memory Read/Write Operation

REGISTER 3-3: PMDATH: PROGRAM MEMORY DATA HIGH BYTE REGISTER

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|-----|-------|-------|-------|---------|-------|-------|
| — | — | | | PMDA | TH<5:0> | | |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read | as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **PMDATH<5:0>**: Six Most Significant Data bits from Program Memory

REGISTER 3-4: PMADRH: PROGRAM MEMORY ADDRESS HIGH BYTE REGISTER

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 | |
|-------------------|-----------------------------------|------------------|-----|------------------------------------|-----|--------------------|--------|--|
| — | — | — | — | — | - | PMADR | H<1:0> | |
| bit 7 | | | | | | | bit 0 | |
| | | | | | | | | |
| Legend: | | | | | | | | |
| R = Readable bit | R = Readable bit W = Writable bit | | | U = Unimplemented bit, read as '0' | | | | |
| -n = Value at POR | | '1' = Bit is set | | '0' = Bit is cleare | d | x = Bit is unknown | | |
| | | | | | | | | |

bit 7-2 Unimplemented: Read as '0'

PMADRH<1:0>: Specifies the two Most Significant Address bits or High bits for Program Memory Reads.

bit 1-0

An example of the complete four-word write sequence is shown in Example 3-2. The initial address is loaded into the PMADRH and PMADRL register pair; the four words of data are loaded using indirect addressing.

EXAMPLE 3-2: WRITING TO FLASH PROGRAM MEMORY

```
*****
   ; This write routine assumes the following:
          A valid starting address (the least significant bits = '00')
  ;
          is loaded in ADDRH:ADDRL
  ;
   ;
          ADDRH, ADDRL and DATADDR are all located in data memory
  ;
  BANKSEL
               PMADRH
  MOVF
        ADDRH,W
                   ;Load initial address
  MOVWF
        PMADRH
  MOVF
        ADDRL,W
  MOVWF
       PMADRL
                   .
        DATAADDR,W ;Load initial data address
  MOVF
  MOVWF FSR
                  ;
LOOP MOVF INDF,W
               ;
;
;Next byte
;Load secon
;
                  ;Load first data byte into lower
  MOVWF PMDATL
  INCE
        FSR, F
  MOVF
        INDF,W
                   ;Load second data byte into upper
  MOVWF
        PMDATH
  INCF
        FSR,F
  BANKSEL PMCON1
  BSF PMCON1,WREN ;Enable writes
  BCF
        INTCON,GIE ;Disable interrupts (if using)
  BTFSC INTCON, GIE ; See AN576
  GOTO
         $-2
  Required Sequence
  ;
  MOVLW
        55h
                   ;Start of required write sequence:
        PMCON2
                   ;Write 55h
  MOVWF
  MOVLW
        0AAh
                   ;
        PMCON2
                  ;Write OAAh
  MOVWF
        PMCON1,WR ;Set WR bit to begin write
  BSF
  NOP
                   ;Required to transfer data to the buffer
  NOP
                   ;registers
  PMCON1,WREN ;Disable writes
  BCF
        INTCON,GIE ; Enable interrupts (comment out if not using interrupts)
  BSF
  BANKSEL PMADRL
  MOVF
        PMADRL, W
  INCF
        PMADRL, F
                   ;Increment address
  ANDLW
                   ;Indicates when sixteen words have been programmed
        0x03
  SUBLW
        0x03
                   ;Change value for different size write blocks
                   ;0x0F = 16 words
                   ;0x0B = 12 words
                   ;0x07 = 8 words
                   i0x03 = 4 words
  BTFSS
        STATUS,Z
                   ;Exit on a match,
  GOTO
        LOOP
                   ;Continue if more data needs to be written
```

5.0 I/O PORTS

Depending on the device selected and peripherals enabled, there are up to two ports available. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

Each port has three standard registers for its operation.

These registers are:

- TRISx registers (data direction)
- PORTx registers (reads the levels on the pins of the device)
- LATx registers (output latch)

Some ports may have one or more of the following additional registers. These registers are:

- ANSELx (analog select)
- WPUx (weak pull-up)
- SLRCONx registers (slew rate)

The Data Latch (LATx registers) is useful for readmodify-write operations on the values that the I/O pins are driving.

A write operation to the LATx register has the same affect as a write to the corresponding PORTx register. A read of the LATx register reads the values held in the I/O PORT latches, while a read of the PORTx register reads the actual I/O pin value.

Ports with analog functions also have an ANSELx register which can disable the digital input and save power. A simplified model of a generic I/O port, without the interfaces to other peripherals, is shown in Figure 5-1.

FIGURE 5-1: GENERIC I/O PORTA OPERATION



EXAMPLE 5-1: INITIALIZING PORTA

| <pre>; This code example illustrates ; initializing the PORTA register. The ; other ports are initialized in the same ; manner.</pre> | | | | | |
|---------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|--|--|--|--|
| BANKSEL PORTA | i | | | | |
| CLRF PORTA | ;Init PORTA | | | | |
| BANKSEL LATA | ;Data Latch | | | | |
| CLRF LATA | i | | | | |
| BANKSEL ANSELA | i | | | | |
| CLRF ANSELA | ;digital I/O | | | | |
| BANKSEL TRISA | ; | | | | |
| MOVLW B'00111000' | ;Set RA<5:3> as inputs | | | | |
| MOVWF TRISA | ;and set RA<2:0> as | | | | |
| | ;outputs | | | | |

| U-0 | U-0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 |
|-----------------------------------------|-----|-------------------------------------------------------|------------------------------------|---------|---------|---------|---------|
| _ | — | IOCAP5 | IOCAP4 | IOCAP3 | IOCAP2 | IOCAP1 | IOCAP0 |
| bit 7 | | | | | | • | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable bit W = Writable bit | | t | U = Unimplemented bit, read as '0' | | | | |
| u = Bit is unchanged x = Bit is unknown | | -n/n = Value at POR and BOR/Value at all other Resets | | | | | |
| '1' = Bit is set | | '0' = Bit is cleare | ed | | | | |
| | | | | | | | |

REGISTER 5-7: IOCAP: INTERRUPT-ON-CHANGE POSITIVE EDGE REGISTER

bit 7-6 Unimplemented: Read as '0'

bit 5-0

IOCAP<5:0>: Interrupt-on-Change Positive Edge Enable bits

1 = Interrupt-on-Change enabled on the pin for a positive going edge. Associated Status bit and interrupt flag will be set upon detecting an edge.

0 = Interrupt-on-Change disabled for the associated pin.

REGISTER 5-8: IOCAN: INTERRUPT-ON-CHANGE NEGATIVE EDGE REGISTER

| U-0 | U-0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 |
|-------|-----|---------|---------|---------|---------|---------|---------|
| — | — | IOCAN5 | IOCAN4 | IOCAN3 | IOCAN2 | IOCAN1 | IOCAN0 |
| bit 7 | | | | | | | bit 0 |

| Legend: | | |
|----------------------|----------------------|-------------------------------------------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| u = Bit is unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set | '0' = Bit is cleared | |

| bit 7-6 | Unimplemented: Read as '0' |
|---------|----------------------------|
|---------|----------------------------|

bit 5-0

bit 5-0

IOCAN<5:0>: Interrupt-on-Change Negative Edge Enable bits

- 1 = Interrupt-on-Change enabled on the pin for a negative going edge. Associated Status bit and interrupt flag will be set upon detecting an edge.
- 0 = Interrupt-on-Change disabled for the associated pin.

REGISTER 5-9: IOCAF: INTERRUPT-ON-CHANGE FLAG REGISTER

| U-0 | U-0 | R/W/HS-0/0 | R/W/HS-0/0 | R/W/HS-0/0 | R/W/HS-0/0 | R/W/HS-0/0 | R/W/HS-0/0 |
|-------|-----|------------|------------|------------|------------|------------|------------|
| _ | _ | IOCAF5 | IOCAF4 | IOCAF3 | IOCAF2 | IOCAF1 | IOCAF0 |
| bit 7 | | | | | | | bit 0 |

| Legend: | | |
|----------------------|----------------------|-------------------------------------------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| u = Bit is unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set | '0' = Bit is cleared | HS - Bit is set in hardware |

bit 7-6 Unimplemented: Read as '0'

IOCAF<5:0>: Interrupt-on-Change Flag bits

1 = An enabled change was detected on the associated pin.

- Set when IOCAPx = 1 and a rising edge was detected on RBx, or when IOCANx = 1 and a falling edge was detected on RAx.
- 0 = No change was detected, or the user cleared the detected change.



FIGURE 7-4: TIMER1 GATE TOGGLE MODE



| FIGURE 7-6: TIMER1 GA | ATE SINGLE-PULSE AND TOGGLE COMBINED MODE |
|------------------------|-----------------------------------------------------------------------------------|
| TMR1GE | |
| T1GPOL | |
| T1GSPM | |
| T1GTM | |
| T1GGO/ Se DONE Cour | t by software Cleared by hardware on falling edge of T1GVAL |
| T1G_IN | |
| т1СКІ | |
| T1GVAL | |
| TIMER1 N | N + 1 N + 2 N + 3 N + 4 |
| TMR1GIF Cleared by s | Set by hardware on Cleared by software falling edge of T1GVAL Cleared by software |
| <u> </u> | |

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R-x | R/W-0 | R/W-0 |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|--------|----------------------|-----------------|---------------|--------|
| TMR1GE | T1GPOL | T1GTM | T1GSPM | T1GGO/DONE | T1GVAL | T1GSS | 3<1:0> |
| bit 7 | | | | | | | bit 0 |
| r | | | | | | | |
| Legend: | Legend: | | | | | | |
| R = Readable | bit | W = Writable | bit | U = Unimplement | ed bit, read as | '0' | |
| -n = Value at F | POR | '1' = Bit is set | | '0' = Bit is cleared | | x = Bit is un | known |
| bit 7 TMR1GE: Timer1 Gate Enable bit <u>If TMR1ON = 0:</u> This bit is ignored <u>If TMR1ON = 1:</u> 1 = Timer1 counting is controlled by the Timer1 gate function | | | | | | | |
| bit 6 | bit 6 T1GPOL: Timer1 Gate Polarity bit 1 = Timer1 gate is active-high (Timer1 counts when gate is high) 0 = Timer1 gate is active-low (Timer1 counts when gate is low) | | | | | | |
| bit 5 | bit 5 T1GTM: Timer1 Gate Toggle mode bit 1 = Timer1 Gate Toggle mode is enabled. 0 = Timer1 Gate Toggle mode is disabled and toggle flip-flop is cleared Timer1 gate flip flop toggles on even vising edge | | | | | | |
| bit 4 | bit 4 T1GSPM: Timer1 Gate Single-Pulse mode bit 1 = Timer1 Gate Single-Pulse mode is enabled and is controlling Timer1 gate 0 = Timer1 Gate Single-Pulse mode is disabled | | | | | | |
| bit 3 | bit 3 TIGGO/DONE: Timer1 Gate Single-Pulse Acquisition Status bit 1 = Timer1 gate single-pulse acquisition is ready, waiting for an edge 0 = Timer1 gate single-pulse acquisition has completed or has not been started This bit is automatically cleared when T1GSPM is cleared. | | | | | | |
| bit 2 | T1GVAL: Timer1 Gate Current State bit Indicates the current state of the Timer1 gate that could be provided to TMR1H:TMR1L. Unaffected by Timer1 Gate Enable (TMR1GE). | | | | | | |
| bit 1-0 | T1GSS<1:0>: Timer1 Gate Source Select bits 11 = SYNCC2OUT 10 = SYNCC1OUT 01 = Timer0 overflow output 00 = Timer1 gate pin | | | | | | |

REGISTER 7-2: T1GCON: TIMER1 GATE CONTROL REGISTER

9.1 HLT Operation

The clock input to the HLT module is the system instruction clock (Fosc/4). HLTMRx increments on each rising clock edge.

A 4-bit counter/prescaler on the clock input provides the following prescale options:

- Direct input
- Divide-by-4
- Divide-by-16
- Divide-by-64

The prescale options are selected by the prescaler control bits, HxCKPS<1:0> of the HLTxCON0 register.

The value of HLTMRx is compared to that of the Period register, HLTPRx, on each clock cycle. When the two values match, then the comparator generates a match signal as the HLTimerx output. This signal also resets the value of HLTMRx to 00h on the next clock rising edge and drives the output counter/postscaler (see **Section 9.2 "HLT Interrupt"**).

The HLTMRx and HLTPRx registers are both directly readable and writable. The HLTMRx register is cleared on any device Reset, whereas the HLTPRx register initializes to FFh. Both the prescaler and postscaler counters are cleared on any of the following events:

- A write to the HLTMRx register
- A write to the HLTxCON0 register
- Power-on Reset (POR)
- Brown-out Reset (BOR)
- MCLR Reset
- Watchdog Timer (WDT) Reset
- Stack Overflow Reset
- Stack Underflow Reset
- RESET Instruction

Note: HLTMRx is not cleared when HLTxCON0 is written.

9.2 HLT Interrupt

The HLT can also generate an optional device interrupt. The HLTMRx output signal (HLTMRx-to-HLTPRx match) provides the input for the 4-bit counter/postscaler. The overflow output of the postscaler sets the HLTMRxIF bit of the PIR1 register. The interrupt is enabled by setting the HLTMRx Match Interrupt Enable bit, HLTMRxIE of the PIE1 register.

A range of 16 postscale options (from 1:1 through 1:16 inclusive) can be selected with the postscaler control bits, HxOUTPS<3:0>, of the HLTxCON0 register.

9.3 Peripheral Resets

Resets driven from the selected peripheral output prevents the HLTMRx from matching the HLTPRx register and generating an output. In this manner, the HLT can be used as a hardware time limit to other peripherals.

In this device, the primary purpose of the HLT is to limit the COG PWM duty cycle. Normally, the COG operation uses analog feedback to determine the PWM duty cycle. The same feedback signal is used as an HLT Reset input. The HLTPRx register is set to occur at the maximum allowed duty cycle. If the analog feedback to the COG exceeds the maximum time, then an HLTMRx-to-HLTPRx match will occur and generate the output needed to limit the COG drive output.

The HLTMRx can be reset by one of several selectable peripheral sources. Reset inputs include:

- CCP1 output
- · Comparator 1 output
- Comparator 2 output
- COGxFLT pin
- COG1OUT0
- COG10UT1

The external Reset input is selected with the HxERS<2:0> bits of the HLTxCON1 register. High and low Reset enables are selected with the HxREREN and HxFEREN bits, respectively. Setting the HxRES and HxFES bits makes the respective rising and falling Reset events edge sensitive. Reset inputs that are not edge sensitive are level sensitive.

HLTMRx Resets are synchronous with the HLT clock. In other words, HLTMRx is cleared on the rising edge of the HLT clock after the enabled Reset event occurs.

If an enabled external Reset occurs at the same time a write occurs to the TMR4A register, the write to the timer takes precedence and pending Resets are cleared.

9.4 HLTimerx Output

The unscaled output of HLTMRx is available only to the COG module, where it is used as a selectable limit to the maximum COG period.

9.5 HLT Operation During Sleep

The HLT cannot be operated while the processor is in Sleep mode. The contents of the HLTMRx register will remain unchanged while the processor is in Sleep mode.

10.0 CAPTURE/COMPARE/PWM MODULES

The Capture/Compare/PWM module is a peripheral which allows the user to time and control different events, and to generate Pulse-Width Modulation (PWM) signals. In Capture mode, the peripheral allows the timing of the duration of an event. The Compare mode allows the user to trigger an external event when a predetermined amount of time has expired. The PWM mode can generate Pulse-Width Modulated signals of varying frequency and duty cycle.

10.1 Capture Mode

Capture mode makes use of the 16-bit Timer1 resource. When an event occurs on the CCP1 pin, the 16-bit CCPR1H:CCPR1L register pair captures and stores the 16-bit value of the TMR1H:TMR1L register pair, respectively. An event is defined as one of the following and is configured by the CCP1M<3:0> bits of the CCP1CON register:

- · Every falling edge
- · Every rising edge
- Every 4th rising edge
- Every 16th rising edge

When a capture is made, the Interrupt Request Flag bit CCP1IF of the PIR2 register is set. The interrupt flag must be cleared in software. If another capture occurs before the value in the CCPR1H, CCPR1L register pair is read, the old captured value is overwritten by the new captured value.

Figure 10-1 shows a simplified diagram of the Capture operation.

10.1.1 CCP1 PIN CONFIGURATION

In Capture mode, the CCP1 pin should be configured as an input by setting the associated TRIS control bit.

| Note: | If the CCP1 pin is configured as an output, | | | | |
|-------|---------------------------------------------|--|--|--|--|
| | a write to the port can cause a capture | | | | |
| | condition. | | | | |

FIGURE 10-1: CAPTURE MODE OPERATION BLOCK DIAGRAM



10.1.2 TIMER1 MODE RESOURCE

Timer1 must be running in Timer mode or Synchronized Counter mode for the CCP1 module to use the capture feature. In Asynchronous Counter mode, the capture operation may not work.

See **Section 7.0 "Timer1 Module with Gate Control"** for more information on configuring Timer1.

10.1.3 SOFTWARE INTERRUPT MODE

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep the CCP1IE interrupt enable bit of the PIE2 register clear to avoid false interrupts. Additionally, the user should clear the CCP1IF interrupt flag bit of the PIR2 register following any change in Operating mode.

| Note: | Clocking Timer1 from the system clock |
|-------|-----------------------------------------|
| | (Fosc) should not be used in Capture |
| | mode. In order for Capture mode to |
| | recognize the trigger event on the CCP1 |
| | pin, Timer1 must be clocked from the |
| | instruction clock (Fosc/4) or from an |
| | external clock source. |

10.1.4 CCP1 PRESCALER

There are four prescaler settings specified by the CCP1M<3:0> bits of the CCP1CON register. Whenever the CCP1 module is turned off, or the CCP1 module is not in Capture mode, the prescaler counter is cleared. Any Reset will clear the prescaler counter.

Switching from one capture prescaler to another does not clear the prescaler and may generate a false interrupt. To avoid this unexpected operation, turn the module off by clearing the CCP1CON register before changing the prescaler. Example 10-1 demonstrates the code to perform this function.

EXAMPLE 10-1: CHANGING BETWEEN CAPTURE PRESCALERS

| BANKSEL (| CCP1CON | ;Set Bank bits to point ;to CCP1CON |
|-----------|-------------|----------------------------------------|
| CLRF (| CCP1CON | ;Turn CCP1 module off |
| MOVLW 1 | NEW_CAPT_PS | ;Load the W reg with |
| | | ;the new prescaler |
| | | ;move value and CCP1 ON |
| MOVWF (| CCP1CON | ;Load CCP1CON with this |
| | | ;value |

11.2 Clock Sources

The COG_clock is used as the reference clock to the various timers in the peripheral. Timers that use the COG_clock include:

- Rising and falling dead-band time
- Rising and falling blanking time
- Rising and falling event phase delay

Clock sources available for selection include:

- 8 MHz HFINTOSC (active during Sleep)
- Instruction clock (Fosc/4)
- System clock (Fosc)

The clock source is selected with the GxCS<1:0> bits of the COGxCON1 register (Register 11-2).

11.3 Selectable Event Sources

The COG uses any combination of independently selectable event sources to generate the complementary waveform. Sources fall into two categories:

- Rising event sources
- Falling event sources

The rising event sources are selected by setting bits in the COGxRIS register (Register 11-3). The falling event sources are selected by setting bits in the COGxFIS register (Register 11-5). All selected sources are 'OR'd together to generate the corresponding event signal. Refer to Figure 11-2.

11.3.1 EDGE VS. LEVEL SENSING

Event input detection may be selected as level or edge-sensitive. The Detection mode is individually selectable for every source. Rising source detection modes are selected with the COGxRSIM register (Register 11-4). Falling source detection modes are selected with the COGxFSIM register (Register 11-6). A set bit enables edge detection for the corresponding event source. A cleared bit enables level detection.

In general, events that are driven from a periodic source should be edge-detected and events that are derived from voltage thresholds at the target circuit should be level-sensitive. Consider the following two examples:

- 1. The first example is an application in which the period is determined by a 50% duty cycle clock and the COG output duty cycle is determined by a voltage level fed back through a comparator. If the clock input is level sensitive, duty cycles less than 50% will exhibit erratic operation.
- 2. The second example is similar to the first, except that the duty cycle is close to 100%. The feedback comparator high-to-low transition trips the COG drive off, but almost immediately the period source turns the drive back on. If the off cycle is short enough, the comparator input may not reach the low side of the hysteresis band precluding an output change. The comparator

output stays low and without a high-to-low transition to trigger the edge sense, the drive of the COG output will be stuck in a constant drive-on condition. See Figure 11-7.

FIGURE 11-7: EDGE VS. LEVEL SENSE



11.3.2 RISING EVENT

The rising event starts the PWM output active duty cycle period. The rising event is the low-to-high transition of the rising_event output. When the rising event phase delay and dead-band time values are zero, the COGxOUT0 output starts immediately. Otherwise, the COGxOUT0 output is delayed. The rising event source causes all the following actions:

- Start rising event phase delay counter (if enabled).
- Clear COGxOUT1 after phase delay.
- Start falling event input blanking (if enabled).
- Start dead-band delay (if enabled).
- Set COGxOUT0 output after dead-band delay expires.

11.3.3 FALLING EVENT

The falling event terminates the PWM output active duty cycle period. The falling event is the high-to-low transition of the falling_event output. When the falling event phase delay and dead-band time values are zero, the COGxOUT1 output starts immediately. Otherwise, the COGxOUT1 output is delayed. The falling event source causes all the following actions:

- Start falling event phase delay counter (if enabled).
- Clear COGxOUT0.
- Start rising event input blanking (if enabled).
- · Start falling event dead-band delay (if enabled).
- Set COGxOUT1 output after dead-band delay expires.

| R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | U-0 | U-0 |
|------------------------------------|-------------------------------------------------------------------------------------------------------|-------------------|------------------|---------------------|-------------------|-------------------|----------------|
| GxASDE | GxARSEN GxASD1L<1:0> | | GxASD0L<1:0> | | — | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable | bit | U = Unimpleme | ented bit, read a | as '0' | |
| u = Bit is unch | nanged | x = Bit is unkr | nown | -n/n = Value at | POR and BOR | /Value at all oth | er Resets |
| '1' = Bit is set | | '0' = Bit is clea | ared | q = Value depe | nds on conditio | n | |
| | | | | | | | |
| bit 7 | GxASDE: Aut | to-Shutdown E | vent Status bi | t | | | |
| | 1 = COG is in | the shutdown | state | to or will ovit the | | on the next ris | ing overt |
| h.H.C | | | shuldown sla | | shuldown state | on the next hs | ing event |
| DILO | 1 – Auto-rest | art is enabled | | | | | |
| | 0 = Auto-rest | art is disabled | | | | | |
| bit 5-4 | bit 5-4 GxASD1L<1:0>: COGxOUT1 Auto-Shutdown Override Level Select bits | | | | | | |
| | 11 = COGxO | UT1 is tri-state | d when shutdo | own is active | | | |
| | 10 = The inaction | tive state of the | e pin, including | g polarity, is plac | ed on COGxOL | JT1 when shutc | lown is active |
| | $01 = A \log(c'1')$ is placed on COGXOUT1 when shutdown is active | | | | | | |
| hit 3-2 | bit 3-2 GxASD0 < 1:0 -: COGXOLITO Auto-Sbutdown Override Level Select bits | | | | | | |
| bit 0 Z | 11 = COGxOUT0 is tri-stated when shutdown is active | | | | | | |
| | 10 = The inactive state of the pin, including polarity, is placed on COGxOUT0 when shutdown is active | | | | lown is active | | |
| | 01 = A logic (1 | 1' is placed on | COGxOUT0w | hen shutdown is | active | | |
| | 00 = A logic '0' is placed on COGxOUT0when shutdown is active | | | | | | |
| bit 1-0 Unimplemented: Read as '0' | | | | | | | |

REGISTER 11-7: COGxASD0: COG AUTO-SHUTDOWN CONTROL REGISTER 0

12.0 ANALOG-TO-DIGITAL CONVERTER (ADC) MODULE

The Analog-to-Digital Converter (ADC) allows conversion of an analog input signal to a 10-bit binary representation of that signal. This device uses analog inputs, which are multiplexed into a single sample and hold circuit. The output of the sample and hold is connected to the input of the converter. The converter generates a 10-bit binary result via successive approximation and stores the conversion result into the ADC result registers (ADRESL and ADRESH).

The ADC voltage reference is software selectable to either VDD or a voltage applied to the external reference pins.

The ADC can generate an interrupt upon completion of a conversion. This interrupt can be used to wake up the device from Sleep.

Figure 12-1 shows the block diagram of the ADC.

FIGURE 12-1: ADC BLOCK DIAGRAM

Note: The ADRESL and ADRESH registers are read-only.







17.3 Inputs

The SC module connects to the following inputs:

- COG1
- COG2
- Comparator C1
- Comparator C2

17.4 Outputs

The SC module connects to the following outputs:

- Comparator C1
- Comparator C2
- Op amp

17.5 Operation During Sleep

The SC module is unaffected by Sleep.

17.6 Effects of a Reset

The SC module resets to a disabled condition.

| RLF | Rotate Left f through Carry | | | | | |
|------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|--|--|--|--|
| Syntax: | [<i>label</i>] RLF f,d | | | | | |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$ | | | | | |
| Operation: | See description below | | | | | |
| Status Affected: | С | | | | | |
| Description: | The contents of register 'f' are rotated 1 bit to the left through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is stored back in register 'f'. | | | | | |
| Words: | 1 | | | | | |
| Cycles: | 1 | | | | | |
| Example: | RLF REG1,0 | | | | | |
| | Before Instruction | | | | | |
| | REG1 = 1110 0110 | | | | | |
| | C = 0 | | | | | |
| | After Instruction | | | | | |
| | REG1 = 1110 0110 | | | | | |
| | W = 1100 1100 | | | | | |
| | C = 1 | | | | | |

| SLEEP | Enter Sleep mode |
|------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Syntax: | [label] SLEEP |
| Operands: | None |
| Operation: | $\begin{array}{l} \text{O0h} \rightarrow \text{WDT,} \\ 0 \rightarrow \text{WDT prescaler,} \\ 1 \rightarrow \overline{\text{TO}}, \\ 0 \rightarrow \overline{\text{PD}} \end{array}$ |
| Status Affected: | TO, PD |
| Description: | The power-down Status bit, $\overline{\text{PD}}$ is cleared. Time-out Status bit, $\overline{\text{TO}}$ is set. Watchdog Timer and its prescaler are cleared. The processor is put into Sleep mode with the oscillator stopped. |

| RRF | Rotate Right f through Carry |
|------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Syntax: | [<i>label</i>] RRF f,d |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$ |
| Operation: | See description below |
| Status Affected: | С |
| Description: | The contents of register 'f' are rotated 1 bit to the right through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. |
| | C Register f |

| SUBLW | Subtract W from literal | | | | |
|------------------|-------------------------------------------------------------------------------------------------------------------------|-----------|--|--|--|
| Syntax: | [<i>label</i>] SUBLW k | | | | |
| Operands: | $0 \le k \le 255$ | | | | |
| Operation: | $k \text{-} (W) \to (W)$ | V) | | | |
| Status Affected: | C, DC, Z | | | | |
| Description: | The W register is subtracted (2's complement method) from the 8-bi literal 'k'. The result is placed in the W register. | | | | |
| | Result | Condition | | | |

| Result | Condition | | |
|---------------|-----------------|--|--|
| C = 0 | W > k | | |
| C = 1 | $W \leq k$ | | |
| DC = 0 | W<3:0> > k<3:0> | | |
| DC = 1 | W<3:0> ≤ k<3:0> | | |

21.11 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

21.12 Third-Party Development Tools

Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.

- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent[®] and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika[®]

| DC CHARACTERISTICS | | | Standard Operating Conditions (unless otherwise stated) | | | | | |
|--------------------|------|--------------------------------------|---------------------------------------------------------|-------|----------|-------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|
| Param No. | Sym. | Characteristic | Min. | Тур† | Max. | Units | Conditions | |
| | VIL | Input Low Voltage | | | | | | |
| | | I/O PORT: | | | | | | |
| D030 | | with TTL buffer | — | — | 0.8 | V | $4.5V \leq V\text{DD} \leq 5.5V$ | |
| D030A | | | — | — | 0.15 Vdd | V | $2.0V \leq V\text{dd} \leq 4.5V$ | |
| D031 | | with Schmitt Trigger buffer | — | — | 0.2 Vdd | V | $2.0V \leq V\text{DD} \leq 5.5V$ | |
| | Vih | VIH Input High Voltage | | | | | | |
| I/O PORT: | | | | | | | | |
| D040 | | with TTL buffer | 2.0 | — | _ | V | $4.5V \le VDD \le 5.5V$ | |
| D040A | | | 0.25 VDD + 0.8 | — | _ | V | $2.0V \leq V \text{DD} \leq 4.5 \text{V}$ | |
| D041 | | with Schmitt Trigger buffer | 0.8 Vdd | _ | _ | V | $2.0V \leq V \text{DD} \leq 5.5 V$ | |
| D042 | | MCLR | 0.8 Vdd | | _ | V | | |
| | lı∟ | Input Leakage Current ⁽¹⁾ | | | | | L | |
| D060 | | I/O ports | _ | ± 0.1 | ± 1 | μA | Vss \leq VPIN \leq VDD, Pin at high-impedance, 85°C | |
| D061 | | RA3/MCLR ⁽²⁾ | _ | ± 0.7 | ± 5 | μA | VSS \leq VPIN \leq VDD, Pin at high-impedance, 85°C | |
| D063 | | | _ | ± 0.1 | ± 5 | μA | EC Configuration | |
| | IPUR | Weak Pull-up Current ⁽³⁾ | | | | | | |
| D070* | | | 50 | 250 | 400 | μA | VDD = 5.0V, VPIN = VSS | |
| | Vol | Output Low Voltage | • | | | | | |
| D080 | | I/O Ports (excluding RC4, RC5) | _ | _ | 0.6 | V | $\begin{split} & \text{IOL} = 7 \text{ mA}, \text{ VDD} = 4.5 \text{V} \\ & -40^\circ\text{C} \leq \text{Ta} \leq +125^\circ\text{C} \\ & \text{IOL} = 8.5 \text{ mA}, \text{ VDD} = 4.5 \text{V} \\ & -40^\circ\text{C} \leq \text{Ta} \leq +85^\circ\text{C} \end{split}$ | |
| | | I/O Ports RC4 and RC5 | _ | _ | 0.6 | V | $\begin{array}{l} \text{IOL} = 14 \text{ mA}, \text{ VDD} = 4.5 \text{V} \\ \text{-40}^\circ\text{C} \leq \text{Ta} \leq +125^\circ\text{C} \\ \text{IOL} = 17 \text{ mA}, \text{ VDD} = 4.5 \text{V} \\ \text{-40}^\circ\text{C} \leq \text{Ta} \leq +85^\circ\text{C} \end{array}$ | |
| | Voh | Output High Voltage | | | | | | |
| D090 | | I/O Ports (excluding RC4, RC5) | VDD-0.7 | _ | | V | $\begin{array}{l} \mbox{IOH} = -2.5 \mbox{ mA}, \mbox{VDD} = 4.5 \mbox{V} \\ -40^{\circ} \mbox{C} \leq \mbox{Ta} \leq +125^{\circ} \mbox{C} \\ \mbox{IOH} = -3 \mbox{ mA}, \mbox{VDD} = 4.5 \mbox{V} \\ -40^{\circ} \mbox{C} \leq \mbox{Ta} \leq +85^{\circ} \mbox{C} \end{array}$ | |
| | | I/O Ports RC4 and RC5 | VDD-0.7 | _ | _ | V | $\begin{array}{l} \mbox{IOH} = -5 \mbox{ mA}, \mbox{VDD} = 4.5 \mbox{V} \\ -40^{\circ} \mbox{C} \leq \mbox{Ta} \leq +125^{\circ} \mbox{C} \\ \mbox{IOH} = -6 \mbox{ mA}, \mbox{VDD} = 4.5 \mbox{V} \\ -40^{\circ} \mbox{C} \leq \mbox{Ta} \leq +85^{\circ} \mbox{C} \end{array}$ | |

TABLE 22-4: I/O PORTS

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Negative current is defined as current sourced by the pin.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: This specification applies to all weak pull-up pins, including the weak pull-up found on RA3/MCLR. When RA3/MCLR is configured as MCLR Reset pin, the weak pull-up is always enabled.

TABLE 22-18: ADC CONVERSION REQUIREMENTS

| Standard Operating Conditions (unless otherwise stated) VDD = 3.0V, TA = 25°C | | | | | | | |
|----------------------------------------------------------------------------------|------|-----------------------------------------------------------------------|------|-------------------------------|------|-------|----------------------------------------------|
| Param No. | Sym. | Characteristic | Min. | Тур† | Max. | Units | Conditions |
| AD130 * | TAD | ADC Internal FRC Oscillator Period | 3.0 | 6.0 | 9.0 | μS | At VDD = 2.5V |
| | | | 1.6 | 4.0 | 6.0 | μS | At VDD = 5.0V |
| | | ADC Clock Period | 1.6 | — | 9.0 | μS | Fosc-based, VREF $\geq 3.0V$ |
| | | | 3.0 | — | 9.0 | μS | Tosc-based, VREF full range ⁽²⁾ |
| AD131 | TCNV | Conversion Time (not including Acquisition Time) ⁽¹⁾ | | 11 | — | TAD | Set GO/DONE bit to conversion complete |
| AD132 * | TACQ | Acquisition Time | | 11.5 | _ | μS | |
| AD133 * | Тамр | Amplifier Settling Time | | _ | 5 | μS | |
| AD134 | Tgo | Q4 to A/D Clock Start | _ | Tosc/2 | — | _ | |
| | Тнср | Holding Capacitor Disconnect Time | | 1/2 TAD 1/2 TAD + 1 TCY | _ | — | Fosc-based ADCS<2:0> = x11 (ADC FRC mode) |

These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The ADRES register may be read on the following Tcy cycle. See Section 12.4 "A/D Acquisition Requirements" for minimum conditions.

2: Full range for PIC16HV753 powered by the shunt regulator is the 5V regulated voltage.

| FIGURE 22-10: PIC16F753/HV753 A/D CONVERSION TIMING (ADC CLOCK Fosc- |
|----------------------------------------------------------------------|
|----------------------------------------------------------------------|











24.2 Package Marking Information

14-Lead TSSOP (4.4 mm)



16-Lead QFN (4x4x0.9 mm)





Example



| Legend | XXX Y YY WW NNN @3 * | Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC [®] designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package. | | | |
|--------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|--|--|
| Note: | In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information. | | | | |

14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging











Microchip Technology Drawing No. C04-065C Sheet 1 of 2