

#### Details

ĿХF

#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details	
Product Status	Obsolete
Core Processor	ARM7TDMI
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	90MHz
Co-Processors/DSP	-
RAM Controllers	SDRAM
Graphics Acceleration	No
Display & Interface Controllers	Keypad, LCD, Touchscreen
Ethernet	-
SATA	-
USB	-
Voltage - I/O	2.5V, 2.7V, 3.0V, 3.3V
Operating Temperature	0°C ~ 70°C (TA)
Security Features	Hardware ID
Package / Case	208-LQFP
Supplier Device Package	208-LQFP
Purchase URL	https://www.e-xfl.com/product-detail/cirrus-logic/ep7311-cv-90

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



The second is the programmable 16- or 32-bit-wide SDRAM interface that allows direct connection of up to two banks of SDRAM, totaling 512 Mb. To assure the lowest possible power consumption, the EP7311 supports self-refresh SDRAMs, which are placed in a low-power state by the device when it enters the low-power Standby State.

Pin Mnemonic		I/O	Pin Description
SDCLK		0	SDRAM clock output
SDCKE		0	SDRAM clock enable output
nSDCS[1:0]		0	SDRAM chip select out
WRITE/nSDRAS	(Note 2)	0	SDRAM RAS signal output
nMOE/nSDCAS	(Note 2)	0	SDRAM CAS control signal
nMWE/nSDWE	(Note 2)	0	SDRAM write enable control signal
A[27:15]/DRA[0:12]	(Note 1)	0	SDRAM address
A[14:13]/DRA[12:14]		0	SDRAM internal bank select
PD[7:6]/SDQM[1:0]	(Note 2)	I/O	SDRAM byte lane mask
SDQM[3:2]		0	SDRAM byte lane mask
D[31:0]		I/O	Data I/O

Table C. SDRAM Interface Pin Assignments

Note: 1. Pins A[27:13] map to DRA[0:14] respectively. (i.e. A[27]/DRA[0], A[26]/DRA[1], etc.) This is to balance the load for large memory systems.
2. Pins are multiplexed. See Table S on page 11 for more information.

# **Digital Audio Capability**

The EP7311 uses its powerful 32-bit RISC processing engine to implement audio decompression algorithms in software. The nature of the on-board RISC processor, and the availability of efficient C-compilers and other software development tools, ensures that a wide range of audio decompression algorithms can easily be ported to and run on the EP7311

### Universal Asynchronous Receiver/Transmitters (UARTs)

The EP7311 includes two 16550-type UARTs for RS-232 serial communications, both of which have two 16-byte FIFOs for receiving and transmitting data. The UARTs support bit rates up to 115.2 kbps. An IrDA SIR protocol encoder/decoder can be optionally switched into the RX/TX signals to/from

UART 1 to enable these signals to drive an infrared communication interface directly.

Pin Mnemonic	I/O	Pin Description
TXD[1]	0	UART 1 transmit
RXD[1]	I	UART 1 receive
CTS	I	UART 1 clear to send
DCD	Ι	UART 1 data carrier detect
DSR	I	UART 1 data set ready
TXD[2]	0	UART 2 transmit
RXD[2]	I	UART 2 receive
LEDDRV	0	Infrared LED drive output
PHDIN	I	Photo diode input

Table D. Universal Asynchronous Receiver/Transmitters Pin Assignments

# Multimedia Codec Port (MCP)

The Multimedia Codec Port provides access to an audio codec, a telecom codec, a touchscreen interface, four general purpose analog-to-digital converter inputs, and ten programmable digital I/O lines.

Pin Mnemonic	I/O	Pin Description
SIBCLK	0	Serial bit clock
SIBDOUT	0	Serial data out
SIBDIN	I	Serial data in
SIBSYNC	0	Sample clock

Table E. MCP Interface Pin Assignments

Note: See Table R on page 11 for information on pin multiplexes.



### SDRAM Burst Read Cycle



#### Figure 4. SDRAM Burst Read Cycle Timing Measurement

Note: 1. Timings are shown with CAS latency = 2

2. The SDCLK signal may be phase shifted relative to the rest of the SDRAM control and data signals due to uneven loading. Designers should take care to ensure that delays between SDRAM control and data signals are approximately equal.



## **Static Memory**

Figure 7 through Figure 10 define the timings associated with all phases of the Static Memory. The following table contains the values for the timings of each of the Static Memory modes.

Parameter	Symbol	Min	Тур	Max	Unit
EXPCLK rising edge to nCS assert delay time	t <sub>CSd</sub>	2	8	20	ns
EXPCLK falling edge to nCS deassert hold time	t <sub>CSh</sub>	2	7	20	ns
EXPCLK rising edge to A assert delay time	t <sub>Ad</sub>	4	9	16	ns
EXPCLK falling edge to A deassert hold time	t <sub>Ah</sub>	3	10	19	ns
EXPCLK rising edge to nMWE assert delay time	t <sub>MWd</sub>	3	6	10	ns
EXPCLK rising edge to nMWE deassert hold time	t <sub>MWh</sub>	3	6	10	ns
EXPCLK falling edge to nMOE assert delay time	t <sub>MOEd</sub>	3	7	10	ns
EXPCLK falling edge to nMOE deassert hold time	t <sub>MOEh</sub>	2	7	10	ns
EXPCLK falling edge to HALFWORD deassert delay time	t <sub>HWd</sub>	2	8	20	ns
EXPCLK falling edge to WORD assert delay time	t <sub>WDd</sub>	2	8	16	ns
EXPCLK rising edge to data valid delay time	t <sub>Dv</sub>	8	13	21	ns
EXPCLK falling edge to data invalid delay time	t <sub>Dnv</sub>	6	15	30	ns
Data setup to EXPCLK falling edge time	t <sub>Ds</sub>	-	-	1	ns
EXPCLK falling edge to data hold time	t <sub>Dh</sub>	-	-	3	ns
EXPCLK rising edge to WRITE assert delay time	t <sub>WRd</sub>	5	11	23	ns
EXPREADY setup to EXPCLK falling edge time	t <sub>EXs</sub>	-	-	0	ns
EXPCLK falling edge to EXPREADY hold time	t <sub>EXh</sub>	-	-	0	ns



### Static Memory Single Read Cycle



#### Figure 7. Static Memory Single Read Cycle Timing Measurement

Note: 1. The cycle time can be extended by integer multiples of the clock period (22 ns at 45 MHz, 27 ns at 36 MHz, 54 ns at 18.432 MHz, and 77 ns at 13 MHz), by either driving EXPRDY low and/or by programming a number of wait states. EXPRDY is sampled on the falling edge of EXPCLK before the data transfer. If low at this point, the transfer is delayed by one clock period where EXPRDY is sampled again. EXPCLK need not be referenced when driving EXPRDY, but is shown for clarity. 2. Address, Halfword, Word, and Write hold state until next cycle.



### Static Memory Burst Write Cycle



#### Figure 10. Static Memory Burst Write Cycle Timing Measurement

Note: 1. Four cycles are shown in the above diagram (minimum wait states, 1-1-1-1). This is the maximum number of consecutive cycles that can be driven. The number of consecutive cycles can be programmed from 2 to 4, inclusively.
2. The cycle time can be extended by integer multiples of the clock period (22 ns at 45 MHz, 27 ns at 36 MHz, 54 ns at 18.432 MHz, and 77 ns at 13 MHz), by either driving EXPRDY low and/or by programming a number of wait states. EXPRDY is sampled on the falling edge of EXPCLK before the data transfer. If low at this point, the transfer is delayed by one clock period where EXPRDY is sampled again. EXPCLK need not be referenced when driving EXPRDY, but is shown for clarity.
3. Zero wait states for sequential writes is not permitted for memory devices which use nMWE pin, as this cannot be driven with valid timing under zero wait state conditions.

4. Address, Data, Halfword, Word, and Write hold state until next cycle.



# **SSI1** Interface

Parameter	Symbol	Min	Мах	Unit
ADCCLK falling edge to nADCCSS deassert delay time	t <sub>Cd</sub>	9	10	ms
ADCIN data setup to ADCCLK rising edge time	t <sub>INs</sub>	-	15	ns
ADCIN data hold from ADCCLK rising edge time	t <sub>INh</sub>	-	14	ns
ADCCLK falling edge to data valid delay time	t <sub>Ovd</sub>	- 7	13	ns
ADCCLK falling edge to data invalid delay time	t <sub>Od</sub>	- 2	3	ns



Figure 11. SSI1 Interface Timing Measurement



# **SSI2** Interface

Parameter	Symbol	Min	Мах	Unit
SSICLK period (slave mode)	t <sub>clk_per</sub>	185	2050	ns
SSICLK high time	t <sub>clk_high</sub>	925	1025	ns
SSICLK low time	t <sub>clk_low</sub>	925	1025	ns
SSICLK rise/fall time	t <sub>clkrf</sub>	3	18	ns
SSICLK rising edge to RX and/or TX frame sync high time	t <sub>FRd</sub>	-	3	ns
SSICLK rising edge to RX and/or TX frame sync low time	t <sub>FRa</sub>	-	8	ns
SSIRXFR and/or SSITXFR period	t <sub>FR_per</sub>	960	990	ns
SSIRXDA setup to SSICLK falling edge time	t <sub>RXs</sub>	3	7	ns
SSIRXDA hold from SSICLK falling edge time	t <sub>RXh</sub>	3	7	ns
SSICLK rising edge to SSITXDA data valid delay time	t <sub>TXd</sub>	-	2	ns
SSITXDA valid time	t <sub>TXv</sub>	960	990	ns



#### Figure 12. SSI2 Interface Timing Measurement



# **JTAG Interface**

Parameter	Symbol	Min	Мах	Units
TCK clock period	t <sub>clk_per</sub>	2	-	ns
TCK clock high time	t <sub>clk_high</sub>	1	-	ns
TCK clock low time	t <sub>clk_low</sub>	1	-	ns
JTAG port setup time	t <sub>JPs</sub>	-	0	ns
JTAG port hold time	t <sub>JPh</sub>	-	3	ns
JTAG port clock to output	t <sub>JPco</sub>	-	10	ns
JTAG port high impedance to valid output	t <sub>JPzx</sub>	-	12	ns
JTAG port valid output to high impedance	t <sub>JPxz</sub>	-	19	ns



Figure 14. JTAG Timing Measurement



# Packages

# 208-Pin LQFP Package Characteristics

### 208-Pin LQFP Package Specifications



Figure 15. 208-Pin LQFP Package Outline Drawing

- Note: 1) Dimensions are in millimeters (inches), and controlling dimension is millimeter.
  - 2) Drawing above does not reflect exact package pin count.
  - 3) Before beginning any new design with this device, please contact Cirrus Logic for the latest package information.
  - 4) For pin locations, please see Figure 16. For pin descriptions see the EP7311 User's Manual.

### Table T. 208-Pin LQFP Numeric Pin Listing (Continued)

Pin No.	Signal	Туре	Strength	Reset State
148	A[7]	0	1	Low
149	VSSIO	Pad Gnd		
150	D[7]	I/O	1	Low
151	nBATCHG	I		
152	nEXTPWR	I		
153	BATOK	I		
154	nPOR	I	Schmitt	
155	nMEDCHG/ nBROM	I		
156	nURESET	I	Schmitt	
157	VDDOSC	Osc Pwr		
158	MOSCIN	Osc		
159	MOSCOUT	Osc		
160	VSSOSC	Osc Gnd		
161	WAKEUP	I	Schmitt	
162	nPWRFL	I		
163	A[6]	0	1	Low
164	D[6]	I/O	1	Low
165	A[5]	Out	1	Low
166	D[5]	I/O	1	Low
167	VDDIO	Pad Pwr		
168	VSSIO	Pad Gnd		
169	A[4]	0	1	Low
170	D[4]	I/O	1	Low
171	A[3]	0	2	Low
172	D[3]	I/O	1	Low
173	A[2]	0	2	Low
174	VSSIO	Pad Gnd		
175	D[2]	I/O	1	Low
176	A[1]	0	2	Low
177	D[1]	I/O	1	Low
178	A[0]	0	2	Low
179	D[0]	I/O	1	Low
180	VSS CORE	Core Gnd		
181	VDD CORE	Core Pwr		
182	VSSIO	Pad Gnd		
183	VDDIO	Pad Pwr		
184	CL[2]	0	1	Low
185	CL[1]	0	1	Low

CIRRUS	LOGIC°

Pin No.	Signal	Туре	Strength	Reset State
186	FRM	0	1	Low
187	М	0	1	Low
188	DD[3]	I/O	1	Low
189	DD[2]	I/O	1	Low
190	VSSIO	Pad Gnd		
191	DD[1]	I/O	1	Low
192	DD[0]	I/O	1	Low
193	nSDCS[1]	0	1	High
194	nSDCS[0]	0	1	High
195	SDQM[3]	I/O	2	Low
196	SDQM[2]	I/O	2	Low
197	VDDIO	Pad Pwr		
198	VSSIO	Pad Gnd		
199	SDCKE	I/O	2	Low
200	SDCLK	I/O	2	Low
201	nMWE/nSDWE	0	1	High
202	nMOE/nSDCAS	0	1	High
203	VSSIO	Pad Gnd		
204	nCS[0]	0	1	High
205	nCS[1]	0	1	High
206	nCS[2]	0	1	High
207	nCS[3]	0	1	High
208	nCS[4]	0	1	High

\*With p/u' means with internal pull-up on the pin.



### 204-Ball TFBGA Package Characteristics

### 204-Ball TFBGA Package Specifications



Figure 17. 204-Ball TFBGA Package



## 204-Ball TFBGA Ball Listing

The list is ordered by ball location.

### Table 21. 204-Ball TFBGA Ball Listing

Ball Location	Name	Strength <sup>†</sup>	Reset State	Туре	Description
A1	VDDIO			Pad power	Digital I/O power, 3.3 V
A2	EXPCLK	1		I	Expansion clock input
A3	nCS[3]	1	High	0	Chip select 3
A4	nCS[1]	1	High	0	Chip select 1
A5	nMWE/nSDWE	1	High	0	ROM, expansion write enable/ SDRAM write enable control signal
A6	SDQM[2]	2	Low	0	SDRAM byte lane mask
A7	nSDCS[1]	1	High	0	SDRAM chip select 2
A8	DD[2]	1	Low	0	LCD serial display data
A9	FRM	1	Low	0	LCD frame synchronization pulse
A10	CL[1]	1	Low	0	LCD line clock
A11	VSSCORE			Core ground	Core ground
A12	D[1]	1	Low	I/O	Data I/O
A13	A[2]	2	Low	0	System byte address
A14	D[4]	1	Low	I/O	Data I/O
A15	A[5]	1	Low	0	System byte address
A16	nPWRFL			I	Power fail sense input
A17	MOSCOUT			0	Main oscillator out
A18	VSSIO			Pad ground	I/O ground
A19	VSSIO			Pad ground	I/O ground
A20	VSSIO			Pad ground	I/O ground
B1	WORD	1	Low	0	Word access select output
B2	VDDIO			Pad power	Digital I/O power, 3.3 V
В3	nCS[5]	1	Low	0	Chip select 5
B4	nCS[2]	1	High	0	Chip select 2
B5	nMOE/nSDCAS	1	High	0	ROM, expansion OP enable/SDRAM CAS control signal
B6	SDCKE	2	Low	о	SDRAM clock enable output
B7	nSDCS[0]	1	High	0	SDRAM chip select 0



### Table 21. 204-Ball TFBGA Ball Listing (Continued)

Ball Location	Name	Strength <sup>†</sup>	Reset State	Туре	Description
V2	VSSIO			Pad ground	I/O ground
V3	VSSIO			Pad ground	I/O ground
V4	PD[7]/SDQM[1]	1	Low	I/O	GPIO port D / SDRAM byte lane mask
V5	PD[4]	1	Low	I/O	GPIO port D
V6	PD[2]	1	Low	I/O	GPIO port D
V7	SSICLK	1	Input <sup>‡</sup>	I/O	DAI/CODEC/SSI2 serial clock
V8	SSIRXDA			I/O	DAI/CODEC/SSI2 serial data input
V9	nADCCS	1	High	0	SSI1 ADC chip select
V10	VDDIO			Pad power	Digital I/O power, 3.3V
V11	ADCCLK	1	Low	0	SSI1 ADC serial clock
V12	COL[7]	1	High	0	Keyboard scanner column drive
V13	COL[4]	1	High	0	Keyboard scanner column drive
V14	TCLK			I	JTAG clock
V15	BUZ	1	Low	0	Buzzer drive output
V16	D[29]	1	Low	I/O	Data I/O
V17	A[26]/DRA[1]	2	Low	0	System byte address / SDRAM address
V18	VDDIO			Pad power	Digital I/O power, 3.3 V
V19	VDDIO			Pad power	Digital I/O power, 3.3 V
V20	A[24]/DRA[3]	i	Low	0	System byte address / SDRAM address
W1	VSSIO			Pad ground	I/O ground
W2	VSSIO			Pad ground	I/O ground
W3	VSSIO			Pad ground	I/O ground
W4	PD[6]/SDQM[0]	1	Low	I/O	GPIO port D / SDRAM byte lane mask
W5	TMS	with p/u*		I	JTAG mode select
W6	PD[1]	1	Low	I/O	GPIO port D
W7	SSITXFR	1	Low	I/O	DAI/CODEC/SSI2 frame sync
W8	SSIRXFR	1	Input <sup>‡</sup>	I/O	DAI/CODEC/SSI2 frame sync
W9	VSSCORE			Core Ground	Core Ground
W10	DRIVE[1]	2	High / Low	I/O	PWM drive output





JEDEC #: MO-151 Ball Diameter: 0.50 mm ± 0.10 mm 17 ¥ 17 ¥ 1.61 mm body



### Table V. 256-Ball PBGA Ball Listing (Continued)

Ball Location	Name	Туре	Description
M7	SSITXFR	I/O	MCP/CODEC/SSI2 frame sync
M8	DRIVE[1]	I/O	PWM drive output
M9	FB[0]	I	PWM feedback input
M10	COL[0]	0	Keyboard scanner column drive
M11	D[27]	I/O	Data I/O
M12	VSSIO	Pad ground	I/O ground
M13	A[23]/DRA[4]	0	System byte address / SDRAM address
M14	VDDIO	Pad power	Digital I/O power, 3.3V
M15	A[20]/DRA[7]	0	System byte address / SDRAM address
M16	D[21]	I/O	Data I/O
N1	nEXTFIQ	Ι	External fast interrupt input
N2	PE[1]/BOOTSEL[1]	I	GPIO port E / boot mode select
N3	VSSIO	Pad ground	I/O ground
N4	VDDIO	Pad power	Digital I/O power, 3.3V
N5	PD[5]	I/O	GPIO port D
N6	PD[2]	I/O	GPIO port D
N7	SSIRXDA	I/O	MCP/CODEC/SSI2 serial data input
N8	ADCCLK	0	SSI1 ADC serial clock
N9	SMPCLK	0	SSI1 ADC sample clock
N10	COL[2]	0	Keyboard scanner column drive
N11	D[29]	I/O	Data I/O
N12	D[26]	I/O	Data I/O
N13	HALFWORD	0	Halfword access select output
N14	VSSIO	Pad ground	I/O ground
N15	D[22]	I/O	Data I/O
N16	D[23]	I/O	Data I/O
P1	VSSRTC	RTC ground	Real time clock ground
P2	RTCOUT	0	Real time clock oscillator output
P3	VSSIO	Pad ground	I/O ground
P4	VSSIO	Pad ground	I/O ground
P5	VDDIO	Pad power	Digital I/O power, 3.3V
P6	VSSIO	Pad ground	I/O ground
P7	VSSIO	Pad ground	I/O ground
P8	VDDIO	Pad power	Digital I/O power, 3.3V
P9	VSSIO	Pad ground	I/O ground
P10	VDDIO	Pad power	Digital I/O power, 3.3V
P11	VSSIO	Pad ground	I/O ground
P12	VSSIO	Pad ground	I/O ground
P13	VDDIO	Pad power	Digital I/O power
P14	VSSIO	Pad ground	I/O ground
P15	D[24]	I/O	Data I/O
P16	VDDIO	Pad power	Digital I/O power, 3.3V
R1	RTCIN	I/O	Real time clock oscillator input
R2	VDDIO	Pad power	Digital I/O power, 3.3V
R3	PD[4]	I/O	GPIO port D
R4	PD[1]	I/O	GPIO port D
R5	SSITXDA	0	MCP/CODEC/SSI2 serial data output
R6	nADCCS	0	SSI1 ADC chip select

Ball Location	Name	Туре	Description
R7	VDDIO	Pad power	Digital I/O power, 3.3V
R8	ADCOUT	0	SSI1 ADC serial data output
R9	COL[7]	0	Keyboard scanner column drive
R10	COL[3]	0	Keyboard scanner column drive
R11	COL[1]	0	Keyboard scanner column drive
R12	D[30]	I/O	Data I/O
R13	A[27]/DRA[0]	0	System byte address / SDRAM address
R14	A[25]/DRA[2]	0	System byte address / SDRAM address
R15	VDDIO	Pad power	Digital I/O power, 3.3V
R16	A[24]/DRA[3]	0	System byte address / SDRAM address
T1	VDDRTC	RTC power	Real time clock power, 2.5V
T2	PD[7]/SDQM[1]	I/O	GPIO port D / SDRAM byte lane mask
Т3	PD[6]/SDQM[0]	I/O	GPIO port D / SDRAM byte lane mask
T4	PD[3]	I/O	GPIO port D
T5	SSICLK	I/O	MCP/CODEC/SSI2 serial clock
Т6	SSIRXFR	-	MCP/CODEC/SSI2 frame sync
T7	VDDCORE	Core power	Core power, 2.5V
Т8	DRIVE[0]	I/O	PWM drive output
Т9	FB[1]	I	PWM feedback input
T10	COL[5]	0	Keyboard scanner column drive
T11	VDDIO	Pad power	Digital I/O power, 3.3V
T12	BUZ	0	Buzzer drive output
T13	D[28]	I/O	Data I/O
T14	A[26]/DRA[1]	0	System byte address / SDRAM address
T15	D[25]	I/O	Data I/O
T16	VSSIO	Pad ground	I/O ground

Table V. 256-Ball PBGA Ball Listing (Continued)



LQFP Pin No.	TFBGA Ball	PBGA Ball	Signal	Туре	Position
44	Т3	N1	nEXTFIQ	I	79
45	R1	L5	PE[2]/CLKSEL	I/O	80
46	R2	N2	PE[1]/BOOTSEL1	I/O	83
47	T1	M4	PE[0]/BOOTSEL0	I/O	86
53	T2	T2	PD[7]/SDQM[1]	I/O	89
54	V4	Т3	PD[6/SDQM[0]]	I/O	92
55	W4	N5	PD[5]	I/O	95
56	Y4	R3	PD[4]	I/O	98
59	V5	T4	PD[3]	I/O	101
60	W5	N6	PD[2]	I/O	104
61	Y5	R4	PD[1]	I/O	107
62	V6	L7	PD[0]/LEDFLSH	0	110
68	W6	Т6	SSIRXFR	I/O	122
69	Y6	K8	ADCIN	I	125
70	W8	R6	nADCCS	0	126
75	Y8	M8	DRIVE1	I/O	128
76	V9	Т8	DRIVE0	I/O	131
77	W10	N8	ADCCLK	0	134
78	Y10	R8	ADCOUT	0	136
79	V11	N9	SMPCLK	0	138
80	W11	Т9	FB1	I	140
82	Y11	M9	FB0	I	141
83	Y12	R9	COL7	0	142
84	W12	L9	COL6	0	144
85	V12	T10	COL5	0	146
86	Y13	K9	COL4	0	148
87	W13	R10	COL3	0	150
88	V13	N10	COL2	0	152
91	Y14	R11	COL1	0	154
92	W14	M10	COL0	0	156
93	A1	T12	BUZ	0	158
94	V14	L10	D[31]	I/O	160
95	Y15	R12	D[30]	I/O	163
96	W15	N11	D[29]	I/O	166
97	V15	T13	D[28]	I/O	169
99	Y16	R13	A[27]/DRA[0]	Out	172
100	W16	M11	D[27]	I/O	174
101	V16	T14	A[26]/DRA[1]	0	177

### Table W. JTAG Boundary Scan Signal Ordering (Continued)



LQFP Pin No.	TFBGA Ball	PBGA Ball	Signal	Туре	Position
148	H18	G11	A[7]	0	274
150	F20	D15	D[7]	I/O	276
151	G19	F13	nBATCHG	I	279
152	E20	C16	nEXTPWR	I	280
153	F19	F12	BATOK	I	281
154	G18	C15	nPOR	I	282
155	D20	E13	nMEDCHG/nBROM	I	283
156	F18	B16	nURESET	I	284
161	D19	B14	WAKEUP	I	285
162	E19	D11	nPWRFL	I	286
163	C19	A13	A[6]	0	287
164	C20	F10	D[6]	I/O	289
165	E18	B13	A[5]	0	292
166	B20	E10	D[5]	I/O	294
169	B16	B12	A[4]	0	297
170	A16	D10	D[4]	I/O	299
171	C15	A11	A[3]	0	302
172	B15	G9	D[3]	I/O	304
173	A15	B11	A[2]	0	307
175	C14	A10	D[2]	I/O	309
176	B14	F9	A[1]	0	312
177	A14	B10	D[1]	I/O	314
178	C13	E9	A[0]	0	317
179	B13	A9	D[0]	I/O	319
184	A13	D8	CL2	0	322
185	C12	B8	CL1	0	324
186	B12	E8	FRM	0	326
187	A12	A7	М	0	328
188	C11	F8	DD[3]	I/O	330
189	B11	B7	DD[2]	I/O	333
191	B10	A6	DD[1]	I/O	336
192	A10	G8	DD[0]	I/O	339
193	A9	B6	nSDCS[1]	0	342
194	B9	D7	nSDCS[0]	0	344
195	C9	A5	SDQM[3]	I/O	346
196	A8	E7	SDQM[2]	I/O	349
199	B8	F7	SDCKE	I/O	352
200	C8	A4	SDCLK	I/O	355

### Table W. JTAG Boundary Scan Signal Ordering (Continued)

# CONVENTIONS

This section presents acronyms, abbreviations, units of measurement, and conventions used in this data sheet.

## **Acronyms and Abbreviations**

Table X lists abbreviations and acronyms used in this data sheet.

### Table X. Acronyms and Abbreviations

Acronym/ Abbreviation	Definition
A/D	analog-to-digital
ADC	analog-to-digital converter
CODEC	coder / decoder
D/A	digital-to-analog
DMA	direct-memory access
EPB	embedded peripheral bus
FCS	frame check sequence
FIFO	first in / first out
FIQ	fast interrupt request
GPIO	general purpose I/O
ICT	in circuit test
IR	infrared
IRQ	standard interrupt request
IrDA	Infrared Data Association
JTAG	Joint Test Action Group
LCD	liquid crystal display
LED	light-emitting diode
LQFP	low profile quad flat pack
LSB	least significant bit
MIPS	millions of instructions per second
MMU	memory management unit
MSB	most significant bit
PBGA	plastic ball grid array
РСВ	printed circuit board
PDA	personal digital assistant
PLL	phase locked loop
p/u	pull-up resistor
RISC	reduced instruction set computer
RTC	Real-Time Clock
SIR	slow (9600–115.2 kbps) infrared
SRAM	static random access memory
SSI	synchronous serial interface



#### Table X. Acronyms and Abbreviations (Continued)

Acronym/ Abbreviation	Definition
ТАР	test access port
TLB	translation lookaside buffer
UART	universal asynchronous receiver

### **Units of Measurement**

### Table Y. Unit of Measurement

Symbol	Unit of Measure
°C	degree Celsius
fs	sample frequency
Hz	hertz (cycle per second)
kbps	kilobits per second
KB	kilobyte (1,024 bytes)
kHz	kilohertz
kΩ	kilohm
Mbps	megabits (1,048,576 bits) per second
MB	megabyte (1,048,576 bytes)
MBps	megabytes per second
MHz	megahertz (1,000 kilohertz)
μΑ	microampere
μF	microfarad
μW	microwatt
μs	microsecond (1,000 nanoseconds)
mA	milliampere
mW	milliwatt
ms	millisecond (1,000 microseconds)
ns	nanosecond
V	volt
W	watt



# **Ordering Information**

Model	Temperature	Package	
EP7311-CB	0 to +70 °C	- 256-pin PBGA, 17mm X 17mm	
EP7311-CB-90 (90 MHz)			
EP7311-IB	40 to +85 °C		
EP7311-IB-90 (90 MHz)	-40 10 +85 °C.		
EP7311-CV	0 to +70 °C	208 pin LOEP	
EP7311-IV	-40 to +85 °C.	200-pin LQTT.	
EP7311-CR	0 to +70 °C	204-pin TFBGA, 13mm X 13mm.	
EP7311-CR-90 (90 MHz)			

# Environmental, Manufacturing, & Handling Information

Model Number	Peak Reflow Temp	MSL Rating*	Max Floor Life
EP7311-CB			
EP7311-CB-90 (90 MHz)			
EP7311-IB			
EP7311-IB-90 (90 MHz)	225 °C	3	7 Days
EP7311-CV			
EP7311-IV			
EP7311-CR			
EP7311-CR-90 (90 MHz)			

\* MSL (Moisture Sensitivity Level) as specified by IPC/JEDEC J-STD-020.

