



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	-
Core Size	8-Bit
Speed	12MHz
Connectivity	I ² C, SIO, UART/USART, USB
Peripherals	LVD, POR, PWM, WDT
Number of I/O	31
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 12x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-SQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/onsemi/lc87f17c8auwa-2h

■ Ports

- I/O ports 31 (P00 to P07, P10 to P17, P20 to P24, P30 to P32, P70 to P73, PWM0, PWM1, XT2)
- USB ports 4 (UAD+, UAD-, UBD+, UBD-)
- Dedicated oscillator ports 2 (CF1, CF2)
- Input-only port (also used for the oscillator) 1 (XT1)
- PLL filter pins 2 (UFILT, AFILT)
- Reset pin 1 (RES)
- Debugger-dedicated pin 1 (OWP0)
- Power supply pins 6 (VSS1 to 3, VDD1 to 3)

■ Timers

- Timer 0 : 16-bit timer/counter with 2 capture registers
 - Mode 0 : 8-bit timer with an 8-bit programmable prescaler (with two 8-bit capture registers) × 2 channels
 - Mode 1 : 8-bit timer with an 8-bit programmable prescaler (with two 8-bit capture registers) + 8-bit counter (with two 8-bit capture registers)
 - Mode 2 : 16-bit timer with an 8-bit programmable prescaler (with two 16-bit capture registers)
 - Mode 3 : 16-bit counter (with two 16-bit capture registers)
- Timer 1 : 16-bit timer/counter that supports PWM/toggle output
 - Mode 0 : 8-bit timer with an 8-bit prescaler (with toggle output) + 8-bit timer/counter with an 8-bit prescaler (with toggle output)
 - Mode 1 : 8-bit PWM with an 8-bit prescaler × 2 channels
 - Mode 2 : 16-bit timer/counter with an 8-bit prescaler (with toggle output)
(Toggle output also possible from low-order 8 bits.)
 - Mode 3 : 16-bit timer with an 8-bit prescaler (with toggle output)
(Low-order 8 bits can be used as a PWM output.)
- Timer 4 : 8-bit timer with a 6-bit prescaler
- Timer 5 : 8-bit timer with a 6-bit prescaler
- Timer 6 : 8-bit timer with a 6-bit prescaler (with toggle output)
- Timer 7 : 8-bit timer with a 6-bit prescaler (with toggle output)
- Base timer
 - <1> The clock can be selected from among a subclock (32.768 kHz crystal oscillator), low-speed RC oscillator clock, system clock, and timer 0 prescaler output.
 - <2> Interrupts programmable in 5 different time schemes.

■ Serial Interfaces

- SIO0 : Synchronous serial interface
 - <1> LSB first/MSB first selectable
 - <2> Transfer clock cycle : 4/3 to 512/3 tCYC
 - <3> Continuous automatic data transmission (1 to 256 bits can be specified in 1-bit units)
(Suspension and resumption of data transfer possible in 1-byte units)
- SIO1 : 8-bit asynchronous/synchronous serial interface
 - Mode 0 : Synchronous 8-bit serial I/O (2- or 3-wire configuration, 2 to 512 tCYC transfer clock)
 - Mode 1 : Asynchronous serial I/O (half-duplex, 8 data bits, 1 stop bit, 8 to 2048 tCYC baudrate)
 - Mode 2 : Bus mode 1 (start bit, 8 data bits, 2 to 512 tCYC transfer clock)
 - Mode 3 : Bus mode 2 (start detection, 8 data bits, stop detection)
- SIO4 : Synchronous serial interface
 - <1> LSB first/MSB first selectable
 - <2> Transfer clock cycle : 4/3 to 1020/3 tCYC
 - <3> Continuous automatic data transmission (1 to 8192 bytes can be specified in 1-byte units)
(Suspension and resumption of data transmission possible in 1-byte units or in word units)
 - <4> Clock polarity can be selected.
 - <5> CRC16 calculator circuit built-in
- SMIIC0 : Single-master I²C/8-bit synchronous SIO
 - Mode 0 : Communication in single-master mode.
 - Mode 1 : 8-bit synchronous serial I/O (data MSB first)

■ Clock Output Function

- <1> Can output a clock with a clock rate of 1/1, 1/2, 1/4, 1/8, 1/16, 1/32, or 1/64 of the source oscillator clock selected as the system clock.
- <2> Can output the source oscillator clock for the subclock.

■ Interrupts

- 49 sources, 10 vectors
 - <1> Provides three levels (low (L), high (H), and highest (X)) of multiplex interrupt control. Any interrupt request of the level equal to or lower than the current interrupt level is not accepted.
 - <2> When interrupt requests to two or more vector addresses occur at the same time, the interrupt of the highest level takes precedence over the other interrupts. For interrupts of the same level, the interrupt into the lowest vector address is given priority.

No.	Vector	Level	Interrupt Source
1	00003H	X or L	INT0
2	0000BH	X or L	INT1
3	00013H	H or L	INT2/T0L/INT4/UHC-A bus active/UHC-B bus active/USB bus active/remote control receive
4	0001BH	H or L	INT3/INT5/base timer/AIF asynchronous counter
5	00023H	H or L	T0H/INT6/UHC-A device connected, disconnected, resumed/SMIIC1
6	0002BH	H or L	T1L/T1H/INT7/AIF start/SMIIC0/UHC-B device connected, disconnected, resumed/ AIF FIFO empty
7	00033H	H or L	SIO0/USB bus reset/USB suspend/SCUART2 receive completed/SCUART2 receive FIFO full
8	0003BH	H or L	SIO1/SIO4/USB endpoint/USB-SOF/ SCUART2 buffer empty/SCUART2 transmission completed/AIF end
9	00043H	H or L	ADC/T6/T7/UHC-ACK/UHC-NAK/UHC error/UHC-STALL
10	0004BH	H or L	Port 0/PWM0/PWM1/T4/T5/UHC-SOF/CRC

- Priority levels X > H > L
- When interrupts of the same level occur at the same time, the interrupt with the lowest vector address is given priority.

■ Subroutine Stack Levels : Up to 4096 levels (The stack is allocated in RAM.)

■ High-speed Multiplication/Division Instructions

- 16 bits × 8 bits (5 tCYC execution time)
- 24 bits × 16 bits (12 tCYC execution time)
- 16 bits ÷ 8 bits (8 tCYC execution time)
- 24 bits ÷ 16 bits (12 tCYC execution time)

■ Oscillator Circuit and PLL

- Medium-speed RC oscillator circuit (internal): For system clock (approx. 1 MHz)
- Low-speed RC oscillator circuit (internal) : For system clock, timer, and watchdog timer (approx. 30 kHz)
- CF oscillator circuit : For system clock
- Crystal oscillator circuit : For system clock and time-of-day clock
- PLL circuit (internal) : For USB interface (see Fig. 5) and audio interface (see Fig. 6)

■ Internal Reset Functions

- Power-on reset (POR) function
 - <1> POR is activated at power-on.
 - <2> POR release voltage can be selected from 8 levels (1.67V, 1.97V, 2.07V, 2.37V, 2.57V, 2.87V, 3.86V, and 4.35V) by setting options.
- Low voltage detection reset (LVD) function
 - <1> LVD and POR functions are combined to generate resets when power is turned on and when power voltage falls below a threshold level.
 - <2> The use/disuse of the LVD function and the low voltage threshold level (7 levels: 1.91V, 2.01V, 2.31V, 2.51V, 2.81V, 3.79V, and 4.28V) can be selected by setting options.

■ Standby Function

- HALT mode : Halts instruction execution while allowing the peripheral circuits to continue operation.
 - (1) Oscillators do not stop automatically.
 - (2) There are three ways of releasing HOLD mode.
 - <1> Setting the reset pin to a low level.
 - <2> Generating a reset signal by watchdog timer or low-voltage detection
 - <3> Occurrence of an interrupt
- HOLD mode : Suspends instruction execution and operation of the peripheral circuits.
 - (1) The PLL, CF, RC and crystal oscillators automatically stop operation.
Note : Low-speed RC oscillator is controlled directly by the watchdog timer and its oscillation in standby mode is also controlled.
 - (2) There are five ways of releasing HOLD mode.
 - <1> Setting the reset pin to a low level
 - <2> Generating a reset signal by the watchdog timer or low-voltage detection
 - <3> Establishing an interrupt source at one of INT0, INT1, INT2, INT4, and INT5 pins
* INT0 and INT1 HOLD mode release is available only when level detection is configured.
 - <4> Establishing an interrupt source at port 0
 - <5> Establishing an bus active interrupt source in the USB host control circuit
- X'tal HOLD mode : Suspends instruction execution and the operation of the peripheral circuits except the base timer and infrared remote control receiver circuit.
 - (1) The PLL, CF and RC oscillators automatically stop operation.
Note : Low-speed RC oscillator is controlled directly by the watchdog timer and its oscillation in standby mode is also controlled.
Note : The low-speed RC oscillator retains the state that is established on entry into X'tal HOLD mode if the base timer is running with the low-speed RC oscillator selected as the base timer input clock source.
 - (2) The state of crystal oscillator established when the X'tal HOLD mode is entered is retained.
 - (3) There are seven ways of releasing X'tal HOLD mode.
 - <1> Setting the reset pin to a low level
 - <2> Generating a reset signal by the watchdog timer or low-voltage detection
 - <3> Establishing an interrupt source at one of INT0, INT1, INT2, INT4, and INT5 pins
* INT0 and INT1 X'tal HOLD mode release is available only when level detection is configured.
 - <4> Establishing an interrupt source at port 0
 - <5> Establishing an interrupt source in the base timer circuit
 - <6> Establishing an interrupt source in the infrared remote control receiver circuit
 - <7> Establishing an bus active interrupt source in the USB host control circuit

■ Package Form

- SQFP48(7×7) Pb-Free and Halogen Free product

■ Development Tools

- On-chip debugger : TCB87-Type C (1-wire communication cable) + LC87F17C8A


■ Flash ROM Programming Board

Package	Programming Board
SQFP48 (7×7)	W87F55256SQ

Package Dimensions

unit : mm


SPQFP48 7x7 / SQFP48
CASE 131AJ
ISSUE A



NOTE: The measurements are not to guarantee but for reference only.

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

System Block Diagram



User Option Table

Option Name	Option to be Applied on	Flash-ROM Version	Option Selected in Units of	Option Selection
Port output type	P00 to P07	○	1 bit	CMOS
				N-channel open drain
	P10 to P17	○	1 bit	CMOS
				N-channel open drain
	P20 to P24	○	1 bit	CMOS
				N-channel open drain
	P30 to P32	○	1 bit	CMOS
				N-channel open drain
Program start address	-	○	-	00000h
				1FE00h
USB regulator	USB regulator	○	-	Use
				Non-use
	USB regulator (HOLD mode)	○	-	Use
				Non-use
	USB regulator (HALT mode)	○	-	Use
				Non-use
Low-voltage detection reset function	Detection function	○	-	Enable : Use
				Disable : Non-use
	Detection level	○	-	7 levels
Power-on reset function	Power-on reset level	○	-	8 levels

LC87F17C8A

Continued from preceding page.

Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	Specification			
					min	typ	max	unit
Allowable power dissipation	P _d max	SQFP48(7×7)	T _a =−40 to +85°C				140	mW
Operating ambient Temperature	T _{opr}				−40		+85	°C
Storage ambient temperature	T _{stg}				−55		+125	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Allowable Operating Conditions at T_a = −40°C to +85°C, V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V

Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	Specification			
					min	typ	max	unit
Operating supply voltage (Note 2-1)	V _{DD} (1)	V _{DD} 1=V _{DD} 2=V _{DD} 3	0.245μs ≤ t _{CYC} ≤ 200μs		3.0		5.5	V
			0.245μs ≤ t _{CYC} ≤ 0.383μs USB circuit active.		3.0		5.5	
			0.490μs ≤ t _{CYC} ≤ 200μs Except for onboard programming mode		2.7		5.5	
Memory retention supply voltage	V _{HD}	V _{DD} 1=V _{DD} 2=V _{DD} 3	RAM and register contents are retained in HOLD mode		2.0		5.5	
High level input voltage	V _{IH} (1)	Ports 0, 1, 2, 3, 7 PWM0, PWM1		2.7 to 5.5	0.3V _{DD} +0.7		V _{DD}	
	V _{IH} (2)	XT1, XT2, CF1, $\overline{\text{RES}}$		2.7 to 5.5	0.75V _{DD}		V _{DD}	
Low level input voltage	V _{IL} (1)	Ports 1, 2, 3, 7		4.0 to 5.5	V _{SS}		0.1V _{DD} +0.4	
	V _{IL} (2)			2.7 to 4.0	V _{SS}		0.2V _{DD}	
	V _{IL} (3)	Port 0 PWM0, PWM1		4.0 to 5.5	V _{SS}		0.15V _{DD} +0.4	
	V _{IL} (4)			2.7 to 4.0	V _{SS}		0.2V _{DD}	
	V _{IL} (5)	XT1, XT2, CF1, $\overline{\text{RES}}$		2.7 to 5.5	V _{SS}		0.25V _{DD}	
Instruction cycle time (Note 2-2)	t _{CYC}			3.0 to 5.5	0.245		200	μs
			USB circuit active.	3.0 to 5.5	0.245		0.383	
			Except for onboard programming mode	2.7 to 5.5	0.490		200	

Note 2-1 : V_{DD} must be held greater than or equal to 3.0V in the flash ROM onboard programming mode.

Note 2-2 : Relationship between t_{CYC} and oscillation frequency is 3/F_{mCF} at a division ratio of 1/1 and 6/F_{mCF} at a division ratio of 1/2.

Continued on next page.

LC87F17C8A

Continued from preceding page.

Parameter	Symbol	Pin/Remarks	Conditions	Specification				
				V _{DD} [V]	min	typ	max	unit
External system clock frequency	FEXCF(1)	CF1	<ul style="list-style-type: none"> • CF2 pin open • System clock frequency division ratio =1/1 • External system clock duty =50±5% 	3.0 to 5.5	0.1		12	MHz
			<ul style="list-style-type: none"> • CF2 pin open • System clock frequency division ratio =1/1 • External system clock duty =50±5% 	2.7 to 5.5	0.1		6	
Oscillation frequency range (Note 2-3)	FmCF	CF1, CF2	12MHz ceramic oscillation mode See Fig. 1.	3.0 to 5.5		12		MHz
	FmRC		Internal medium-speed RC oscillation	2.7 to 5.5	0.5	1.0	2.0	
	FmSRC		Internal low-speed RC oscillation	2.7 to 5.5	15	30	60	kHz
	FsX'tal	XT1, XT2	32.768kHz crystal oscillation mode See Fig. 2.	2.7 to 5.5		32.768		

Note 2-3 : See Tables 1 and 2 for the oscillation constants.

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

LC87F17C8A

Electrical Characteristics at Ta = -40°C to +85°C, VSS1 = VSS2 = VSS3 = 0V

Parameter	Symbol	Pin/Remarks	Conditions	VDD [V]	Specification			
					min	typ	max	unit
High level input current	I _{IH} (1)	Ports 0, 1, 2, 3, 7 RES PWM0, PWM1	Output disabled Pull-up resistor off V _{IN} =V _{DD} (Including output Tr's off leakage current)	2.7 to 5.5			1	μA
	I _{IH} (2)	XT1, XT2	Input port configuration V _{IN} =V _{DD}	2.7 to 5.5			1	
	I _{IH} (3)	CF1	V _{IN} =V _{DD}	2.7 to 5.5			15	
Low level input current	I _{IL} (1)	Ports 0, 1, 2, 3, 7 RES PWM0, PWM1	Output disabled Pull-up resistor off V _{IN} =V _{SS} (Including output Tr's off leakage current)	2.7 to 5.5	-1			μA
	I _{IL} (2)	XT1, XT2	Input port configuration V _{IN} =V _{SS}	2.7 to 5.5	-1			
	I _{IL} (3)	CF1	V _{IN} =V _{SS}	2.7 to 5.5	-15			
High level output voltage	V _{OH} (1)	Ports 0, 1, 2, 3 P71 to P73	I _{OH} =-1mA	4.5 to 5.5	V _{DD} -1			V
	V _{OH} (2)		I _{OH} =-0.4mA	3.0 to 5.5	V _{DD} -0.4			
	V _{OH} (3)		I _{OH} =-0.2mA	2.7 to 5.5	V _{DD} -0.4			
	V _{OH} (4)	PWM0, PWM1 P05 to P07 (Note 3-1)	I _{OH} =-10mA	4.5 to 5.5	V _{DD} -1.5			
	V _{OH} (5)		I _{OH} =-1.6mA	3.0 to 5.5	V _{DD} -0.4			
	V _{OH} (6)		I _{OH} =-1mA	2.7 to 5.5	V _{DD} -0.4			
Low level output voltage	V _{OL} (1)	P00, P01	I _{OL} =30mA	4.5 to 5.5			1.5	V
	V _{OL} (2)		I _{OL} =5mA	3.0 to 5.5			0.4	
	V _{OL} (3)		I _{OL} =2.5mA	2.7 to 5.5			0.4	
	V _{OL} (4)	Ports 0, 1, 2 PWM0, PWM1 XT2	I _{OL} =10mA	4.5 to 5.5			1.5	
	V _{OL} (5)		I _{OL} =1.6mA	3.0 to 5.5			0.4	
	V _{OL} (6)		I _{OL} =1mA	2.7 to 5.5			0.4	
	V _{OL} (7)	Ports 3, 7	I _{OL} =1.6mA	3.0 to 5.5			0.4	
	V _{OL} (8)		I _{OL} =1mA	2.7 to 5.5			0.4	
Pull-up resistance	R _{pu} (1)	Ports 0, 1, 2, 3, 7	V _{OH} =0.9V _{DD}	4.5 to 5.5	15	35	80	kΩ
	R _{pu} (2)			2.7 to 4.5	18	50	150	
Hysteresis voltage	V _{HYS}	RES Ports 1, 2, 3, 7		2.7 to 5.5		0.1V _{DD}		V
Pin capacitance	CP	All pins	For pins other than those under test : V _{IN} =V _{SS} f=1MHz Ta=25°C	2.7 to 5.5		10		pF

Note 3-1 : When the CKO system clock output function (P05) or the audio interface output function (P05 to P07) is used.

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. SIO4 Serial I/O Characteristics (Note 4-3-1)

Parameter		Symbol	Pin/ Remarks	Conditions	V _{DD} [V]	Specification			
						min	typ	max	unit
Serial clock	Input clock	Frequency	tSCK(5)	SCK4(P24)	See Fig. 8.		2		tCYC
		Low level pulse width	tSCKL(5)				1		
		High level pulse width	tSCKH(5)				1		
			tSCKHA(5a)	<ul style="list-style-type: none"> • USB, SIO0 continuous transfer mode, AIF, CRC not used at the same time. • See Fig. 8. • (Note 4-3-2) 			4		
			tSCKHA(5b)	<ul style="list-style-type: none"> • USB used at the same time. • SIO0 continuous transfer mode, AIF, CRC not used at the same time. • See Fig. 8. • (Note 4-3-2) 	2.7 to 5.5		7		
			tSCKHA(5c)	<ul style="list-style-type: none"> • USB, SIO0 continuous transfer mode used at the same time. • AIF, CRC not used at the same time. • See Fig. 8. • (Note 4-3-2) 			10		
	Output clock	Frequency	tSCK(6)	SCK4(P24)	<ul style="list-style-type: none"> • When CMOS output type is selected. • See Fig. 8. 		4/3		tSCK
		Low level pulse width	tSCKL(6)				1/2		
		High level pulse width	tSCKH(6)				1/2		
			tSCKHA(6a)	<ul style="list-style-type: none"> • USB, SIO0 continuous transfer mode, AIF, CRC not used at the same time. • When CMOS output type is selected. • See Fig. 8. 		tSCKH(6) + (5/3)tCYC		tSCKH(6) + (10/3)tCYC	tCYC
			tSCKHA(6b)	<ul style="list-style-type: none"> • USB used at the same time. • SIO0 continuous transfer mode, AIF, CRC not used at the same time. • When CMOS output type is selected. • See Fig. 8. 	2.7 to 5.5	tSCKH(6) + (5/3)tCYC		tSCKH(6) + (19/3)tCYC	
			tSCKHA(6c)	<ul style="list-style-type: none"> • USB, SIO0 continuous transfer mode used at the same time • AIF, CRC not used at the same time. • When CMOS output type is selected. • See Fig. 8. 		tSCKH(6) + (5/3)tCYC		tSCKH(6) + (28/3)tCYC	

Note 4-3-1 : These specifications are theoretical values. Margins must be allowed according to the actual operating conditions.

Note 4-3-2 : In an application where the serial clock input is to be used, the time from SI4RUN being set when serial clock is high to the falling edge of the first serial clock must be longer than tSCKHA when continuous data transmission/reception is started.

Continued on next page.

Continued from preceding page.

Parameter		Symbol	Pin/ Remarks	Conditions	V _{DD} [V]	Specification			
						min	typ	max	unit
Serial input	Data setup time	tsDI(3)	SO4(P22), SI4(P23)	<ul style="list-style-type: none"> Must be specified with respect to rising edge of SIOCLK. See Fig. 8. 	2.7 to 5.5	0.03			
	Data hold time	thDI(3)				0.03			
Serial output	Output delay time	tdDO(5)	SO4(P22), SI4(P23)	<ul style="list-style-type: none"> Must be specified with respect to falling edge of SIOCLK. Must be specified as the time up to the beginning of output state change in open drain output mode See Fig. 8. 	2.7 to 5.5			(1/3)tCYC +0.05	μs

4-1. SMIC0/SMIC1 Simple SIO Mode I/O Characteristics (Note 4-4-1)

Parameter		Symbol	Pin/Remarks	Conditions	V _{DD} [V]	Specification			
						min	typ	max	unit
Serial clock	Input clock	Frequency	SM0CK(P17), SM1CK(P13)	See Fig. 8.	2.7 to 5.5	4/3			tCYC
		Low level pulse width				2/3			
		High level pulse width				2/3			
	Output clock	Frequency	SM0CK(P17), SM1CK(P13)	<ul style="list-style-type: none"> When CMOS output type is selected. See Fig. 8. 	2.7 to 5.5	4/3			tSCK
		Low level pulse width				1/2			
		High level pulse width				1/2			
Serial input	Data setup time	tsDI(4)	SM0DA(P16), SM1DA(P14)	<ul style="list-style-type: none"> Must be specified with respect to rising edge of SIOCLK. See Fig. 8. 	2.7 to 5.5	0.03			
	Data hold time	thDI(4)				0.03			
Serial output	Output delay time	tdDO(6)	SM0DA(P16), SM0DO(P15), SM1DA(P14), SM1DO(P15)	<ul style="list-style-type: none"> Must be specified with respect to falling edge of SIOCLK. Must be specified as the time to the beginning of output state change. See Fig. 8. 	2.7 to 5.5			(1/3)tCYC +0.05	μs

Note 4-4-1 : These specifications are theoretical values. Margins must be allowed according to the actual operating conditions.

Continued from preceding page.

Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	Specification			
					min	typ	max	unit
Stop condition setup time	Input	tSU;STO	SM0CK(P17), SM0DA(P16), SM1CK(P13), SM1DA(P14)	2.7 to 5.5	1.0			Tfilt
	Output	tSU;STOx	• Standard clock mode • Must be specified as the time up to the beginning of output state change.		4.9			μs
			• High-speed clock mode • Must be specified as the time up to the beginning of output state change.		1.1			
Data hold time	Input	tHD;DAT	SM0CK(P17), SM0DA(P16), SM1CK(P13), SM1DA(P14)	2.7 to 5.5	0			Tfilt
	Output	tHD;DATx	Must be specified as the time up to the beginning of output state change.		1		1.5	
Data setup time	Input	tSU;DAT	SM0CK(P17), SM0DA(P16), SM1CK(P13), SM1DA(P14)	2.7 to 5.5	1			Tfilt
	Output	tSU;DATx	Must be specified as the time up to the beginning of output state change.		1tSCL-1.5Tfilt			

Note 4-5-1 : These specifications are theoretical values. Margins must be allowed according to the actual operating conditions.

Note 4-5-2 : The value of Tfilt is determined by bits 7 and 6 (BRP1 and BRP0) of the SMIC0BRG/SMIC1BRG register and the system clock frequency.

BRP1	BRP0	Tfilt
0	0	(1/3) tCYC×1
0	1	(1/3) tCYC×2
1	0	(1/3) tCYC×3
1	1	(1/3) tCYC×4

Set the value of the BRP1 and BRP0 bits so that the value of Tfilt falls within the following value range :

$$250 \text{ ns} \geq T_{\text{filt}} > 140 \text{ ns}$$

Note 4-5-3: For standard clock mode operation, set up the SMIC0BRG/SMIC1BRG register so that the following conditions are satisfied :

$$250 \text{ ns} \geq T_{\text{filt}} > 140 \text{ ns}$$

$$\text{BRDQ (bit5)} = 1$$

$$\text{SCL frequency value} \leq 100 \text{ kHz}$$

For high-speed clock mode operation, set up the SMIC0BRG/SMIC1BRG register so that the following conditions are satisfied :

$$250 \text{ ns} \geq T_{\text{filt}} > 140 \text{ ns}$$

$$\text{BRDQ (bit5)} = 0$$

$$\text{SCL frequency value} \leq 400 \text{ kHz}$$

LC87F17C8A

Pulse Input Conditions at Ta = -40°C to +85°C, VSS1 = VSS2 = VSS3 = 0V

Parameter	Symbol	Pin/Remarks	Conditions	Specification				
				VDD [V]	min	typ	max	unit
High/low level pulse width	tPIH(1) tPIL(1)	INT0(P70), INT1(P71), INT2(P72), INT4(P20 to P23), INT5(P30 to P32), INT6(P20), INT7(P24)	<ul style="list-style-type: none"> Interrupt source flag can be set. Event inputs for timer 0/1 are enabled. 	2.7 to 5.5	1			tCYC
	tPIH(2) tPIL(2)	INT3(P73) when noisefilter time constant is 1/1.	<ul style="list-style-type: none"> Interrupt source flag can be set. Event inputs for timer 0 are enabled. 	2.7 to 5.5	2			
	tPIH(3) tPIL(3)	INT3(P73) when noisefilter time constant is 1/32.	<ul style="list-style-type: none"> Interrupt source flag can be set. Event inputs for timer 0 are enabled. 	2.7 to 5.5	64			
	tPIH(4) tPIL(4)	INT3(P73) when noisefilter time constant is 1/128.	<ul style="list-style-type: none"> Interrupt source flag can be set. Event inputs for timer 0 are enabled. 	2.7 to 5.5	256			
	tPIL(5)	RMIN(P73)	Recognized as a signal by infrared remote control receiver circuit	2.7 to 5.5	4			RMCK (Note 5-1)
	tPIL(6)	RES	Resetting is enabled.	2.7 to 5.5	200			μs

Note 5-1 : Denotes the reference frequency of the infrared remote control receiver circuit (1tCYC to 128tCYC or source oscillation frequency of the subclock)

AD Converter Characteristics at Ta = -40°C to +85°C, VSS1 = VSS2 = VSS3 = 0V

<12-bit AD Converter Mode>

Parameter	Symbol	Pin/Remarks	Conditions	Specification				
				V _{DD} [V]	min	typ	max	unit
Resolution	N	AN0(P00) to AN7(P07) AN8(P70) AN9(P71) AN10(XT1) AN11(XT2)		3.0 to 5.5		12		bit
Absolute accuracy	ET		(Note 6-1)	3.0 to 5.5			±16	LSB
Conversion time	TCAD		See conversion time calculation formulas. (Note 6-2)	4.0 to 5.5	32		115	μs
				3.0 to 5.5	64		115	
Analog input voltage range	VAIN			3.00 to 5.5	V _{SS}		V _{DD}	V
Analog port input current	IAINH		VAIN=V _{DD}	3.0 to 5.5			1	μA
	IAINL		VAIN=V _{SS}	3.0 to 5.5	−1			

<8-bit AD Converter Mode>

Parameter	Symbol	Pin/Remarks	Conditions	Specification				
				V _{DD} [V]	min	typ	max	unit
Resolution	N	AN0(P00) to AN7(P07) AN8(P70) AN9(P71) AN10(XT1) AN11(XT2)		3.0 to 5.5		8		bit
Absolute accuracy	ET		(Note 6-1)	3.0 to 5.5			±1.5	LSB
Conversion time	TCAD		See conversion time calculation formulas. (Note 6-2)	4.0 to 5.5	20		90	μs
				3.0 to 5.5	40		90	
Analog input voltage range	VAIN			3.0 to 5.5	V _{SS}		V _{DD}	V
A Analog port input current	IAINH		VAIN=V _{DD}	3.0 to 5.5			1	μA
	IAINL		VAIN=V _{SS}	3.0 to 5.5	−1			

Conversion time calculation formulas :

12-bits AD Converter Mode : TCAD (Conversion time) = ((52/(AD division ratio))+2) × □(1/3) × □tCYC

8-bits AD Converter Mode : TCAD (Conversion time) = ((32/(AD division ratio))+2) × □(1/3) × □tCYC

<Recommended Operating Conditions>

External Oscillator FmCF [MHz]	Supply Voltage Range VDD [V]	System Clock Division (SYSDIV)	Cycle Time tCYC [ns]	AD Frequency Division Ratio (ADDIV)	Conversion Time (TCAD) [μs]	
					12-bit AD	8-bit AD
12	4.0 to 5.5	1/1	250	1/8	34.8	21.5
	3.0 to 5.5	1/1	250	1/16	69.5	42.8

Note 6-1: The quantization error (±1/2LSB) must be excluded from the absolute accuracy. The absolute accuracy must be measured in the microcontroller's state in which no I/O operations occur at the pins adjacent to the analog input channel.

Note 6-2: The conversion time refers to the period from the time an instruction for starting a conversion process until the time the conversion result register is loaded with a complete digital conversion value corresponding to the analog input value.

The conversion time is doubled in the following cases :

- The AD conversion is carried out in the 12-bit AD conversion mode for the first time after a system reset.
- The AD conversion is carried out for the first time after the AD conversion mode is switched from 8-bit to 12-bit AD conversion mode.

Consumption Current Characteristics at Ta = -40°C to +85°C, V_{SS1} = V_{SS2} = V_{SS3} = 0V

Parameter	Symbol	Pin/ Remarks	Conditions		Specification			
				V _{DD} [V]	min	typ	max	unit
Normal mode consumption current (Note 9-1) (Note 9-2)	IDDOP(1)	V _{DD1} =V _{DD2} =V _{DD3}	<ul style="list-style-type: none">• FmCF=12MHz ceramic oscillation mode• FsX'tal=32.768kHz crystal oscillation mode• System clock set to 12MHz side• Internal PLL oscillation stopped• Internal low-/medium-speed RC oscillation stopped• USB circuit stopped• 1/1 frequency division ratio	4.5 to 5.5		9.8	18	mA
				3.0 to 3.6		5.7	11	
	IDDOP(2)		<ul style="list-style-type: none">• FmCF=12MHz ceramic oscillation mode• FsX'tal=32.768kHz crystal oscillation mode• System clock set to 12MHz side• Internal PLL oscillation mode active• Internal low-/medium-speed RC oscillation stopped• USB circuit active• 1/1 frequency division ratio	4.5 to 5.5		17	30	
				3.0 to 3.6		8.5	16	
	IDDOP(3)		<ul style="list-style-type: none">• FmCF=12MHz ceramic oscillation mode• FsX'tal=32.768kHz crystal oscillation mode• System clock set to 6MHz side• Internal low-/medium-speed RC oscillation stopped• 1/2 frequency division ratio	4.5 to 5.5		6.7	12	
				3.0 to 3.6		4.2	7.1	
				2.7 to 3.0		3.5	5.8	
	IDDOP(4)		<ul style="list-style-type: none">• External oscillation FmCF stopped• FsX'tal=32.768kHz crystal oscillation mode• System clock set to internal medium-speed RC oscillation• Internal low-speed RC oscillation stopped• 1/2 frequency division ratio	4.5 to 5.5		0.44	1.4	
				3.0 to 3.6		0.29	0.87	
				2.7 to 3.0		0.26	0.75	
	IDDOP(5)		<ul style="list-style-type: none">• External oscillation FsX'tal /FmCF stopped• System clock set to internal low-speed RC oscillation• Internal medium-speed RC oscillation stopped• 1/1 frequency division ratio	4.5 to 5.5		28	153	μA
				3.0 to 3.6		18	80	
				2.7 to 3.0		16	66	
	IDDOP(6)		<ul style="list-style-type: none">• External oscillation FmCF stopped• FsX'tal=32.768kHz crystal oscillation mode• System clock set to 32.768kHz side• Internal low-/medium-speed RC oscillation stopped• 1/2 frequency division ratio	4.5 to 5.5		45	160	
				3.0 to 3.6		18	74	
				2.7 to 3.0		14	58	
HALT mode consumption current (Note 9-1) (Note 9-2)	IDDHALT(1)	<ul style="list-style-type: none">• HALT mode• FmCF=12MHz ceramic oscillation mode• FsX'tal=32.768kHz crystal oscillation mode• System clock set to 12MHz side• Internal PLL oscillation stopped• Internal low-/medium-speed RC oscillation stopped• USB circuit stopped• 1/1 frequency division ratio	4.5 to 5.5		4.0	7.0	mA	
			3.0 to 3.6		2.2	3.8		

Note 9-1 : The consumption current value do not include current that flows into the output transistors and internal pull-up resistors.

Note 9-2 : The consumption current values do not include operational current of LVD (Low Voltage Detection) function if not specified.

Continued on next page.

LC87F17C8A

Continued from preceding page.

Parameter	Symbol	Pin/ Remarks	Conditions	Specification				
				V _{DD} [V]	min	typ	max	unit
HALT mode consumption current (Note 9-1) (Note 9-2)	IDDHALT(2)	V _{DD} 1 =V _{DD} 2 =V _{DD} 3	<ul style="list-style-type: none">• HALT mode• FmCF=12MHz ceramic oscillation mode• FsX'tal=32.768kHz crystal oscillation mode• System clock set to 12MHz side• Internal PLL oscillation active• Internal low-/medium-speed RC oscillation stopped• USB circuit active• 1/1 frequency division ratio	4.5 to 5.5		11	19	mA
				3.0 to 3.6		4.9	9.1	
	IDDHALT(3)		<ul style="list-style-type: none">• HALT mode• FmCF=12MHz ceramic oscillation mode• FsX'tal=32.768kHz crystal oscillation mode• System clock set to 6MHz side• Internal low-/medium-speed RC oscillation stopped• 1/2 frequency division ratio	4.5 to 5.5		2.5	4.5	
				3.0 to 3.6		1.3	2.3	
				2.7 to 3.0		1.1	1.8	
	IDDHALT(4)		<ul style="list-style-type: none">• HALT mode• External oscillation FmCF stopped• FsX'tal=32.768kHz crystal oscillation mode• System clock set to internal medium-speed RC oscillation• Internal low-speed RC oscillation stopped• 1/2 frequency division ratio	4.5 to 5.5		0.16	0.56	
				3.0 to 3.6		0.09	0.27	
				2.7 to 3.0		0.07	0.21	
	IDDHALT(5)		<ul style="list-style-type: none">• HALT mode• External oscillation FsX'tal /FmCF stopped• System clock set to internal low-speed RC oscillation• Internal medium-speed RC oscillation stopped.• 1/1 frequency division ratio	4.5 to 5.5		7.2	111	μA
				3.0 to 3.6		4.0	56	
				2.7 to 3.0		3.4	46	
	IDDHALT(6)		<ul style="list-style-type: none">• HALT mode• External oscillation FmCF stopped• FsX'tal=32.768kHz crystal oscillation mode• System clock set to 32.768kHz side• Internal low-/medium-speed RC oscillation stopped.• 1/2 frequency division ratio	4.5 to 5.5		30	141	
				3.0 to 3.6		8.4	63	
				2.7 to 3.0		5.8	48	
HOLD mode consumption current (Note 9-1) (Note 9-2)	IDDHOLD(1)	<ul style="list-style-type: none">• HOLD mode• CF1=V_{DD} or open (External clock mode)	4.5 to 5.5		0.30	91		
			3.0 to 3.6		0.22	46		
			2.7 to 3.0		0.21	38		
	IDDHOLD(2)	<ul style="list-style-type: none">• HOLD mode• LVD option selected• CF1=V_{DD} or open (External clock mode)	4.5 to 5.5		3.3	95		
			3.0 to 3.6		2.5	49		
			2.7 to 3.0		2.3	41		
	IDDHOLD(3)	<ul style="list-style-type: none">• HOLD mode• Internal timer type watchdog timer active (Internal low-speed RC oscillation circuit active)• CF1=V_{DD} or open (External clock mode)	4.5 to 5.5		0.88	95		
			3.0 to 3.6		0.47	47		
			2.7 to 3.0		0.42	39		

Note 9-1 : Values of the consumption current do not include current that flows into the output transistors and internal pull-up resistors.

Note 9- 2: The consumption current values do not include operational current of LVD (Low Voltage Detection) function if not specified.

Continued on next page.

Continued from preceding page.

Parameter	Symbol	Pin/ Remarks	Conditions		Specification			
				V _{DD} [V]	min	typ	max	unit
X'tal HOLD mode consumption current (Note 9-1) (Note 9-2)	IDDHOLD(4)	V _{DD} 1 =V _{DD} 2 =V _{DD} 3	• X'tal HOLD mode • CF1=V _{DD} or open (External clock mode) • FsX'tal=32.768kHz crystal oscillation mode	4.5 to 5.5		26	135	μA
				3.0 to 3.6		6.1	60	
				2.7 to 3.0		3.8	46	
	IDDHOLD(5)		• X'tal HOLD mode • CF1=V _{DD} or open (External clock mode) • FmSRC=30kHz internal low-speed RC oscillation mode	4.5 to 5.5		0.94	95	
				3.0 to 3.6		0.51	47	
				2.7 to 3.0		0.44	39	

Note 9-1 : Values of the consumption current do not include current that flows into the output transistors and internal pull-up resistors.

Note 9-2 : The consumption current values do not include operational current of LVD (Low Voltage Detection) function if not specified.

USB Characteristics and Timing at Ta = -40°C to +85°C, V_{SS1} = V_{SS2} = V_{SS3} = 0V

Parameter	Symbol	Pin/Remarks	Conditions			
			min	typ	max	unit
High level output	V _{OH} (USB)	• 15kΩ±5% to GND	2.8		3.6	V
Low level output	V _{OL} (USB)	• 1.5kΩ±5% to 3.6V	0.0		0.3	V
Output signal crossover voltage	V _{CRS}		1.3		2.0	V
Differential input sensitivity	V _{DI}	<ul style="list-style-type: none"> • (UAD+)-(UAD-) • (UBD+)-(UBD-) 	0.2			V
Differential input common mode range	V _{CM}		0.8		2.5	V
High level input	V _{IH} (USB)		2.0		3.6	V
Low level input	V _{IL} (USB)		0.0		0.8	V
Rise time (full-speed)	t _{FR}	C _L =50pF	4		20	ns
Fall time (full-speed)	t _{FF}	C _L =50pF	4		20	ns
Rise time (low-speed)	t _{LR}	C _L =200 to 600pF	75		300	ns
Fall time (low-speed)	t _{LF}	C _L =200 to 600pF	75		300	ns

F-ROM Programming Characteristics at Ta = +10°C to +55°C, V_{SS1} = V_{SS2} = V_{SS3} = 0V

Parameter	Symbol	Pin/Remarks	Conditions	Specification				
				V _{DD} [V]	min	typ	max	unit
Onboard programming current	IDDFW(1)	V _{DD1}	• Excluding power dissipation in the microcontroller block	3.0 to 5.5		5	10	mA
Programming time	tFW(1)		• Erase operation	3.0 to 5.5		20	30	ms
	tFW(2)		• Write operation			40	60	μs




Figure 3 AC Timing Measurement Point





Figure 4 Oscillation Stabilization Time




Figure 11 USB Data Signal Timing and Voltage Levels




Figure 12 Sample Waveforms for POR-only (LVD deselected) Operation (Reset pin : Pull-up resistor P_{RES} only)

- The POR function generates a reset only when the power is turned on starting at the V_{SS} level.
- No stable reset will be generated if power is turned on again if the power level does not go down to the V_{SS} level as shown in (a). If such a case is anticipated, use the LVD function together with the POR function as explained below or implement an external reset circuit.
- A reset is generated only when power level goes down to the V_{SS} level as shown in (b) and power is turned on again after this condition continues for 100 μ s or longer.




Figure 13 Sample Waveforms for POR+LVD Operation (Reset pin : Pull-up Resistor P_{RES} Only)

- A reset is generated both when power is turned on and when the power level lowers.
- A hysteresis width (LVHYS) is provided to prevent repetitions of reset release and entry cycles near the detection level.




Figure 14 Minimum Low Voltage Detection Width (Sample Temporary Power Interruption/Fluctuation Waveform)

ORDERING INFORMATION

Device	Package	Shipping (Qty / Packing)
LC87F17C8AUWA-2H	SPQFT48 7x7 / SQFP48 (Pb-Free / Halogen Free)	2500 / Tray JEDEC

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.