



Welcome to **E-XFL.COM**

Understanding <u>Embedded - DSP (Digital Signal Processors)</u>

Embedded - DSP (Digital Signal Processors) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

Applications of <u>Embedded - DSP (Digital Signal Processors)</u>

Details	
Product Status	Obsolete
Туре	SC140 Core
Interface	DSI, Ethernet, RS-232
Clock Rate	400MHz
Non-Volatile Memory	External
On-Chip RAM	1.436MB
Voltage - I/O	3.30V
Voltage - Core	1.10V
Operating Temperature	-40°C ~ 105°C (TJ)
Mounting Type	Surface Mount
Package / Case	431-BFBGA, FCBGA
Supplier Device Package	431-FCPBGA (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/msc8122tmp6400v

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Table of Contents

1	Pin A	ssignments4	Figure 10.Internal Tick Spacing for Memory Controller Signals 22	2
	1.1	FC-PBGA Ball Layout Diagrams4	Figure 11. SIU Timing Diagram	5
	1.2	Signal List By Ball Location7	Figure 12.CLKOUT and CLKIN Signals	3
2	Elect	rical Characteristics	Figure 13.DMA Signals	7
	2.1	Maximum Ratings	Figure 14.Asynchronous Single- and Dual-Strobe Modes Read	
	2.2	Recommended Operating Conditions14	Timing Diagram)
	2.3	Thermal Characteristics	Figure 15.Asynchronous Single- and Dual-Strobe Modes Write	
	2.4	DC Electrical Characteristics15	Timing Diagram)
	2.5	AC Timings	Figure 16. Asynchronous Broadcast Write Timing Diagram 30)
3	Hard	ware Design Considerations39	Figure 17.DSI Synchronous Mode Signals Timing Diagram 31	l
	3.1	Start-up Sequencing Recommendations39	Figure 18.TDM Inputs Signals	2
	3.2	Power Supply Design Considerations	Figure 19.TDM Output Signals	2
	3.3	Connectivity Guidelines	Figure 20.UART Input Timing	3
	3.4	External SDRAM Selection	Figure 21.UART Output Timing	3
	3.5	Thermal Considerations	Figure 22.Timer Timing	ļ
4	Orde	ring Information	Figure 23.MDIO Timing Relationship to MDC	ļ
5	Pack	age Information	Figure 24.MII Mode Signal Timing	5
6	Prod	uct Documentation	Figure 25.RMII Mode Signal Timing	
7	Revis	sion History	Figure 26.SMII Mode Signal Timing	3
1 :	-+ -+	Eiguros	Figure 27.GPIO Timing	7
		Figures	Figure 28.EE Pin Timing	
		MSC8122 Block Diagram	Figure 29.Test Clock Input Timing Diagram 38	
		StarCore SC140 DSP Extended Core Block Diagram 3	Figure 30.Boundary Scan (JTAG) Timing Diagram	3
_		MSC8122 Package, Top View	Figure 31.Test Access Port Timing Diagram	
		MSC8122 Package, Bottom View	Figure 32.TRST Timing Diagram	
		Overshoot/Undershoot Voltage for V _{IH} and V _{IL} 16	Figure 33.Core Power Supply Decoupling)
		Start-Up Sequence: V _{DD} and V _{DDH} Raised Together 17	Figure 34.V _{CCSYN} Bypass	l
Fig	ure 7.	Start-Up Sequence: V _{DD} Raised Before V _{DDH} with CLKIN	Figure 35.MSC8122 Mechanical Information, 431-pin FC-PBGA	
		Started with V _{DDH}	Package	ļ
		Power-Up Sequence for V _{DDH} and V _{DD} /V _{CCSYN} 18		
Fig	ure 9.	Timing Diagram for a Reset Configuration Write 21		



1 Pin Assignments

This section includes diagrams of the MSC8122 package ball grid array layouts and pinout allocation tables.

1.1 FC-PBGA Ball Layout Diagrams

Top and bottom views of the FC-PBGA package are shown in Figure 3 and Figure 4 with their ball location index numbers.



HD13

GND

HD11

HD8

HD62

HD61

HD57

Top View 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 NMI_ OUT V_{DD} GND GND GND V_{DD} GND V_{DD} GND GND V_{DD} GND GND GPI00 GND $V_{\mathsf{D}\mathsf{D}}$ GND GPIO28 HCID1 V_{DD} V_{DD} V_{DD} GPIO2 GPIO6 EE0 GND HCID2 HCID3 GND GND GND , GPIO31 , GPIO29 GPIO4 GPIO8 TDI GPIO2 HCID0 GPIO9 GPIO1 , GPIO1 TRST TMS IRESE GND V_{DD} GND V_{DD} GND GND GND GND GND GPIO1 RST NMI V_{DD} $\rm V_{\rm DD}$ V_{DD} GPIO20 GPIO18 GPIO16 GPIO11 GPIO14 GPIO19 HA29 HA22 GND V_DD GND GND V_{DD} BADDR 31 ETHCF INT_ OUT ABB HA27 HA25 HA23 HA17 PWE0 ВМ0 BCTL0 GPIO15 GND GPIO17 GPIO22 HA24 HA28 HA19 TEST AACK HTA GPIO24 GPIO2 HA20 BM1 V_{DD} A31 PSDA BADDE HA26 HA13 GND V_{DD} CLKIN BM2 DBG V_{DD} GND TT3 SDA1 BCTL1 GPIO23 GND GPIO2 A30 HA18 BADDF PWE1 HA21 HA16 PWE3 GND GND GND LKOU A28 HA15 BADDF 29 BADDI GND GND GND GND CS3 HA12 HA14 HA11 V_{DDH} GND A22 HD31 V_{DDH} GND GND GND GND GND V_{DDH} HD28 V_{DD} V_{DDH} V_{DDH} V_{DDH} V_{DDH} A21 HWBS HD26 HD30 HD29 HD24 PWE2 HBCS GND GND HRDS BG CS0 PSDWE GPIO2 A20 PSD VAL V_{CCSYN} BR HD20 HCLKIN V_{DDH} A19 GND HD22 TSZ1 GBL TT0 DP6 DP3 TS DP2 TSZ3 A18 HD18 A16 HWBS HW<u>B</u>S HD21 HD1 TSZ0 TBST HD17 HD0 TSZ2 V_{DD} GND HD16 HD19 HD2 D6 D8 D9 D14 D15 D17 D22 D25 D26 D31 V_{DDH} A12 D3 D11 D19 D28 A13 GND D13 D18 D20 GND D24 D29 D10 D12 D27 A10 HD3 A11 HD6 HD4 GND V_{DDH} V_{DDH} HDST HDST V_{DDH} HD40 V_{DDH} HD33 V_{DDH} HD32 A6 HD15 HD58 GND V_{DDH} V_{DDH} GND HD7 HD9 HD60 HD51 GND HD43 GND HD37 HD34 A5 V_{DDH} HD12 HD10 HD63 HD59 GND HD52 GND HD46 GND HD42 HD38 HD35 V_{DD} HD14 HD54 АЗ

Figure 3. MSC8122 Package, Top View

HD47

HD45

HD44

HD41

HD39

HD36



Table 1. MSC8122 Signal Listing by Ball Designator (continued)

Des.	Signal Name	Des.	Signal Name
E12	GND	G6	HA17
E13	V_{DD}	G7	PWE0/PSDDQM0/PBS0
E14	GND	G8	V_{DD}
E15	GND	G9	V_{DD}
E16	V _{DD}	G10	ĪRQ3/BADDR31
E17	GND	G11	BM0/TC0/BNKSEL0
E18	GND	G12	ABB/IRQ4
E19	GPIO9/TDM2TSYN/IRQ7/ETHMDIO	G13	V _{DD}
E20	GPIO13/TDM2RCLK/IRQ11/ETHMDC	G14	ĪRQ7/ĪNT_OUT
E21	GPIO10/TDM2TCLK/IRQ8/ETHRX_DV/ETHCRS_DV/NC	G15	ETHCRS/ETHRXD
E22	GPIO12/TDM2RSYN/IRQ10/ETHRXD1/ETHSYNC	G16	V_{DD}
F2	PORESET	G17	CS1
F3	RSTCONF	G18	BCTL0
F4	NMI	G19	GPIO15/TDM1TSYN/DREQ1
F5	HA29	G20	GND
F6	HA22	G21	GPIO17/TDM1TDAT/DACK1
F7	GND	G22	GPIO22/TDM0TCLK/DONE2/DRACK2
F8	V_{DD}	H2	HA20
F9	V_{DD}	H3	HA28
F10	V _{DD}	H4	V _{DD}
F11	GND	H5	HA19
F12	V_{DD}	H6	TEST
F13	GND	H7	PSDCAS/PGPL3
F14	V _{DD}	H8	PGTA/PUPMWAIT/PGPL4/PPBS
F15	ETHRX_CLK/ETHSYNC_IN	H9	V _{DD}
F16	ETHTX_CLK/ETHREF_CLK/ETHCLOCK	H10	BM1/TC1/BNKSEL1
F17	GPIO20/TDM1RDAT	H11	ARTRY
F18	GPIO18/TDM1RSYN/DREQ2	H12	ĀĀCK
F19	GPIO16/TDM1TCLK/DONE1/DRACK1	H13	DBB/IRQ5
F20	GPIO11/TDM2TDAT/IRQ9/ETHRX_ER/ETHTXD	H14	HTA
F21	GPIO14/TDM2RDAT/IRQ12/ETHRXD0/NC	H15	V _{DD}
F22	GPIO19/TDM1RCLK/DACK2	H16	TT4/CS7
G2	HA24	H17	CS4
G3	HA27	H18	GPIO24/TDM0RSYN/IRQ14
G4	HA25	H19	GPIO21/TDM0TSYN
G5	HA23	H20	V_{DD}



Table 1. MSC8122 Signal Listing by Ball Designator (continued)

Des.	Signal Name	Des.	Signal Name
W15	V_{DDH}	AA9	V_{DDH}
W16	HD33/D33/reserved	AA10	HD54/D54/ETHTX_EN
W17	V _{DDH}	AA11	HD52/D52
W18	HD32/D32/reserved	AA12	V_{DDH}
W19	GND	AA13	GND
W20	GND	AA14	V_{DDH}
W21	A7	AA15	HD46/D46/ETHTXT0
W22	A6	AA16	GND
Y2	HD7	AA17	HD42/D42/ETHRXD2/reserved
Y3	HD15	AA18	HD38/D38/reserved
Y4	V_{DDH}	AA19	HD35/D35/reserved
Y5	HD9	AA20	A0
Y6	V_{DD}	AA21	A2
Y7	HD60/D60/ETHCOL/reserved	AA22	A3
Y8	HD58/D58/ETHMDC	AB2	GND
Y9	GND	AB3	HD13
Y10	V_{DDH}	AB4	HD11
Y11	HD51/D51	AB5	HD8
Y12	GND	AB6	HD62/D62
Y13	V_{DDH}	AB7	HD61/D61
Y14	HD43/D43/ETHRXD3/reserved	AB8	HD57/D57/ETHRX_ER
Y15	GND	AB9	HD56/D56/ETHRX_DV/ETHCRS_DV
Y16	V_{DDH}	AB10	HD55/D55/ETHTX_ER/reserved
Y17	GND	AB11	HD53/D53
Y18	HD37/D37/reserved	AB12	HD50/D50
Y19	HD34/D34/reserved	AB13	HD49/D49/ETHTXD3/reserved
Y20	V _{DDH}	AB14	HD48/D48/ETHTXD2/reserved
Y21	A4	AB15	HD47/D47/ETHTXD1
Y22	A5	AB16	HD45/D45
AA2	V_{DD}	AB17	HD44/D44
AA3	HD14	AB18	HD41/D41/ETHRXD1
AA4	HD12	AB19	HD39/D39/reserved
AA5	HD10	AB20	HD36/D36/reserved
AA6	HD63/D63	AB21	A1
AA7	HD59/D59/ETHMDIO	AB22	V_{DD}
AA8	GND		



2 Electrical Characteristics

This document contains detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications. For additional information, see the MSC8122 Reference Manual.

2.1 Maximum Ratings

CAUTION

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, normal precautions should be taken to avoid exceeding maximum voltage ratings. Reliability is enhanced if unused inputs are tied to an appropriate logic voltage level (for example, either GND or V_{DD}).

In calculating timing requirements, adding a maximum value of one specification to a minimum value of another specification does not yield a reasonable sum. A maximum specification is calculated using a worst case variation of process parameter values in one direction. The minimum specification is calculated using the worst case for the same parameters in the opposite direction. Therefore, a "maximum" value for a specification never occurs in the same device with a "minimum" value for another specification; adding a maximum to a minimum represents a condition that can never exist.

Table 2 describes the maximum electrical ratings for the MSC8122.

Table 2. Absolute Maximum Ratings

Rating	Symbol	Value	Unit
Core and PLL supply voltage	V_{DD}	-0.2 to 1.6	V
I/O supply voltage	V _{DDH}	-0.2 to 4.0	V
Input voltage	V _{IN}	-0.2 to 4.0	V
Maximum operating temperature: • Standard range • Extended range	TJ	90 105	°C °C
Minimum operating temperature • Standard range • Extended range	TJ	0 -40	°C °C
Storage temperature range	T _{STG}	-55 to +150	°C

Notes: 1. Functional operating conditions are given in Table 3.

- 2. Absolute maximum ratings are stress ratings only, and functional operation at the maximum is not guaranteed. Stress beyond the listed limits may affect device reliability or cause permanent damage.
- 3. Section 3.5, Thermal Considerations includes a formula for computing the chip junction temperature (T₁).



2.2 Recommended Operating Conditions

Table 3 lists recommended operating conditions. Proper device operation outside of these conditions is not guaranteed.

Table 3. Recommended Operating Conditions

Rating	Symbol	Value	Unit
Core and PLL supply voltage: • Standard — 400 MHz — 500 MHz • Reduced (300 and 400 MHz)	V _{DD} V _{CCSYN}	1.14 to 1.26 1.16 to 1.24 1.07 to 1.13	V V
I/O supply voltage	V_{DDH}	3.135 to 3.465	V
Input voltage	V _{IN}	-0.2 to V _{DDH} +0.2	V
Operating temperature range: • Standard • Extended	T _J T _J	0 to 90 -40 to 105	o ဂိ

2.3 Thermal Characteristics

Table 4 describes thermal characteristics of the MSC8122 for the FC-PBGA packages.

Table 4. Thermal Characteristics for the MSC8122

Characteristic	Committee of	FC-PBGA 20 × 20 mm ⁵		
Characteristic	Symbol	Natural Convection	200 ft/min (1 m/s) airflow	Unit
Junction-to-ambient ^{1, 2}	$R_{ heta JA}$	26	21	°C/W
Junction-to-ambient, four-layer board ^{1, 3}	$R_{ heta JA}$	19	15	°C/W
Junction-to-board (bottom) ⁴	$R_{ heta JB}$	9		°C/W
Junction-to-case ⁵	$R_{ heta JC}$	0.9		°C/W
Junction-to-package-top ⁶	Ψ_{JT}	1		°C/W

Notes:

- Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- 2. Per SEMI G38-87 and JEDEC JESD51-2 with the single layer board horizontal.
- 3. Per JEDEC JESD51-6 with the board horizontal.
- 4. Thermal resistance between the die and the printed circuit board per JEDEC JESD 51-8. Board temperature is measured on the top surface of the board near the package.
- 5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- **6.** Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.

Section 3.5, Thermal Considerations provides a detailed explanation of these characteristics.



Table 9.	System	Clock I	Parameters
----------	---------------	---------	-------------------

Characteristic	Min	Max	Unit
Phase jitter between BCLK and CLKIN	_	0.3	ns
CLKIN frequency	20	see Table 8	MHz
CLKIN slope	_	3	ns
CLKIN period jitter ¹	_	150	ps
CLKIN jitter spectrum	150	_	KHz
PLL input clock (after predivider)	20	100	MHz
PLL output frequency (VCO output)	800		MHz
300 MHz core		1200	MHz
400 MHz core		1600	MHz
500 MHz core		2000	MHz
CLKOUT frequency jitter ¹	_	200	ps
CLKOUT phase jitter ¹ with CLKIN phase jitter of ±100 ps.	_	500	ps

Not tested. Guaranteed by design.

2.5.4 **Reset Timing**

The MSC8122 has several inputs to the reset logic:

- Power-on reset (PORESET)
- External hard reset (HRESET)
- External soft reset (SRESET)
- Software watchdog reset
- Bus monitor reset
- Host reset command through JTAG

All MSC8122 reset sources are fed into the reset controller, which takes different actions depending on the source of the reset. The reset status register indicates the most recent sources to cause a reset. Table 10 describes the reset sources.

Table 10. Reset Sources

Name	Direction	Description
Power-on reset (PORESET)	Input	Initiates the power-on reset flow that resets the MSC8122 and configures various attributes of the MSC8122. On PORESET, the entire MSC8122 device is reset. SPLL states is reset, HRESET and SRESET are driven, the SC140 extended cores are reset, and system configuration is sampled. The clock mode (MODCK bits), reset configuration mode, boot mode, Chip ID, and use of either a DSI 64 bits port or a System Bus 64 bits port are configured only when PORESET is asserted.
External hard reset (HRESET)	Input/ Output	Initiates the hard reset flow that configures various attributes of the MSC8122. While HRESET is asserted, SRESET is also asserted. HRESET is an open-drain pin. Upon hard reset, HRESET and SRESET are driven, the SC140 extended cores are reset, and system configuration is sampled. The most configurable features are reconfigured. These features are defined in the 32-bit hard reset configuration word described in Hard Reset Configuration Word section of the Reset chapter in the MSC8122 Reference Manual.
External soft reset (SRESET)	Input/ Output	Initiates the soft reset flow. The MSC8122 detects an external assertion of SRESET only if it occurs while the MSC8122 is not asserting reset. SRESET is an open-drain pin. Upon soft reset, SRESET is driven, the SC140 extended cores are reset, and system configuration is maintained.
Software watchdog reset	Internal	When the MSC8122 watchdog count reaches zero, a software watchdog reset is signalled. The enabled software watchdog event then generates an internal hard reset sequence.
Bus monitor reset	Internal	When the MSC8122 bus monitor count reaches zero, a bus monitor hard reset is asserted. The enabled bus monitor event then generates an internal hard reset sequence.
Host reset command through the TAP	Internal	When a host reset command is written through the Test Access Port (TAP), the TAP logic asserts the soft reset signal and an internal soft reset sequence is generated.

MSC8122 Quad Digital Signal Processor Data Sheet, Rev. 16

21



2.5.4.3 Reset Timing Tables

Table 12 and **Figure 9** describe the reset timing for a reset configuration write through the direct slave interface (DSI) or through the system bus.

Table 12. Timing for a Reset Configuration Write through the DSI or System Bus

No.	Characteristics	Expression	Min	Max	Unit
1	Required external PORESET duration minimum CLKIN = 20 MHz CLKIN = 100 MHz (300 MHz core) CLKIN = 133 MHz (400 MHz core) CLKIN = 166 MHz (500 MHz core)	16/CLKIN	800 160 120 96	_ _ _ _	ns ns ns
2	Delay from deassertion of external PORESET to deassertion of internal PORESET • CLKIN = 20 MHz to 166 MHz	1024/CLKIN	6.17	51.2	μs
3	Delay from de-assertion of internal PORESET to SPLL lock CLKIN = 20 MHz (RDF = 1) CLKIN = 100 MHz (RDF = 1) (300 MHz core) CLKIN = 133 MHz (RDF = 2) (400 MHz core) CLKIN = 166 MHz (RDF = 2) (500 MHz core)	6400/(CLKIN/RDF) (PLL reference clock-division factor)	320 64 96 77	320 64 96 77	hs hs hs
5	Delay from SPLL to HRESET deassertion • REFCLK = 40 MHz to 166 MHz	512/REFCLK	3.08	12.8	μs
6	Delay from SPLL lock to SRESET deassertion • REFCLK = 40 MHz to 166 MHz	515/REFCLK	3.10	12.88	μs
7	Setup time from assertion of RSTCONF, CNFGS, DSISYNC, DSI64, CHIP_ID[0-3], BM[0-2], SWTE, and MODCK[1-2] before deassertion of PORESET		3	_	ns
8	Hold time from deassertion of PORESET to deassertion of RSTCONF, CNFGS, DSISYNC, DSI64, CHIP_ID[0-3], BM[0-2], SWTE, and MODCK[1-2]		5	_	ns
Note:	Timings are not tested, but are guaranteed by design.				




Figure 9. Timing Diagram for a Reset Configuration Write



The UPM machine and GPCM machine outputs change on the internal tick selected by the memory controller configuration. The AC timing specifications are relative to the internal tick. SDRAM machine outputs change only on the REFCLK rising edge.

Table 14. AC Timing for SIU Inputs

		•				ı	
		٧	alue for	Bus Spe	ed in MHz		
		Ref = CLKIN			Ref = CLKOUT	ı	
No.	Characteristic	1.1 V	1.2 V	1.2 V	1.2 V	Units	
		100/ 133	133	166	133		
10	Hold time for all signals after the 50% level of the REFCLK rising edge	0.5	0.5	0.5	0.5	ns	
11a	ARTRY/ABB set-up time before the 50% level of the REFCLK rising edge	3.1	3.0	3.0	3.0	ns	
11b	DBG/DBB/BG/BR/TC set-up time before the 50% level of the REFCLK rising edge	3.6	3.3	3.3	3.3	ns	
11c	AACK set-up time before the 50% level of the REFCLK rising edge	3.0	2.9	2.9	2.9	ns	
11d	TA/TEA/PSDVAL set-up time before the 50% level of the REFCLK rising edge • Data-pipeline mode	3.5	3.4	3.4	3.4	ns	
	Non-pipeline mode	4.4	4.0	4.0	4.0	ns	
12	Data bus set-up time before REFCLK rising edge in Normal mode • Data-pipeline mode • Non-pipeline mode	1.9 4.2	1.8 4.0	1.7 4.0	1.8 4.0	ns ns	
13 ¹	Data bus set-up time before the 50% level of the REFCLK rising edge in ECC and PARITY modes • Data-pipeline mode	2.0	2.0	2.0	2.0	ns	
	Non-pipeline mode	8.2	7.3	7.3	7.3	ns	
14 ¹	DP set-up time before the 50% level of the REFCLK rising edge • Data-pipeline mode • Non-pipeline mode	2.0 7.9	2.0 6.1	2.0 6.1	2.0 6.1	ns ns	
15a	TS and Address bus set-up time before the 50% level of the REFCLK rising edge Extra cycle mode (SIUBCR[EXDD] = 0) No extra cycle mode (SIUBCR[EXDD] = 1)	4.2 5.5	3.8 5.0	3.8 5.0	3.8 5.0	ns ns	
15b	Address attributes: TT/TBST/TSZ/GBL set-up time before the 50% level of the REFCLK rising edge Extra cycle mode (SIUBCR[EXDD] = 0) No extra cycle mode (SIUBCR[EXDD] = 1)	3.7 4.8	3.5 4.4	3.5 4.4	3.5 4.4	ns ns	
16	PUPMWAIT signal set-up time before the 50% level of the REFCLK rising edge	3.7	3.7	3.7	3.7	ns	
17	IRQx setup time before the 50% level; of the REFCLK rising edge ³	4.0	4.0	4.0	4.0	ns	
18	IRQx minimum pulse width ³	6.0 + T _{REFCLK}	6.0 + T _{REFCLK}	6.0 + T _{REFCLK}	6.0 + T _{REFCLK}	ns	

Notes:

- 1. Timings specifications 13 and 14 in non-pipeline mode are more restrictive than MSC8102 timings.
 - 2. Values are measured from the 50% TTL transition level relative to the 50% level of the REFCLK rising edge.
 - 3. Guaranteed by design.



2.5.5.3 **DMA Data Transfers**

Table 17 describes the DMA signal timing.

Table 17. DMA Signals

No.	Characteristic		Ref = CLKIN		Ref = CLKOUT (1.2 V only)	
		Min	Max	Min	Max	
37	DREQ set-up time before the 50% level of the falling edge of REFCLK	5.0	_	5.0	_	ns
38	DREQ hold time after the 50% level of the falling edge of REFCLK	0.5	_	0.5	_	ns
39	DONE set-up time before the 50% level of the rising edge of REFCLK	5.0	_	5.0	_	ns
40	DONE hold time after the 50% level of the rising edge of REFCLK	0.5	_	0.5	_	ns
41	DACK/DRACK/DONE delay after the 50% level of the REFCLK rising edge	0.5	7.5	0.5	8.4	ns

The DREQ signal is synchronized with REFCLK. To achieve fast response, a synchronized peripheral should assert DREQ according to the timings in Table 17. Figure 13 shows synchronous peripheral interaction.




Figure 13. DMA Signals



2.5.6 DSI Timing

The timings in the following sections are based on a 20 pF capacitive load.

2.5.6.1 DSI Asynchronous Mode

Table 18. DSI Asynchronous Mode Timing

No.	Characteristics	Min	Max	Unit
100	Attributes ¹ set-up time before strobe (HWBS[n]) assertion	1.5	_	ns
101	Attributes ¹ hold time after data strobe deassertion	1.3	_	ns
102	Read/Write data strobe deassertion width: • DCR[HTAAD] = 1		_	
	Consecutive access to the same DSI Different device with DCR[HTADT] = 01 Different device with DCR[HTADT] = 10	1.8 + T _{REFCLK} 5 + T _{REFCLK}		ns ns
	Different device with DCR[HTADT] = 10 DCR[HTAAD] = 0	$5 + (1.5 \times T_{REFCLK})$ $5 + (2.5 \times T_{REFCLK})$ $1.8 + T_{REFCLK}$		ns ns ns
103	Read data strobe deassertion to output data high impedance	—	8.5	ns
104	Read data strobe assertion to output data active from high impedance	2.0	_	ns
105	Output data hold time after read data strobe deassertion	2.2	_	ns
106	Read/Write data strobe assertion to HTA active from high impedance	2.2	_	ns
107	Output data valid to HTA assertion	3.2	_	ns
108	Read/Write data strobe assertion to HTA valid ² 1.1 V core	_	7.4	ns
109	1.2 V core Read/Write data strobe deassertion to output HTA high impedance.		6.7 6.5	ns ns
110	(DCR[HTAAD] = 0, HTA at end of access released at logic 0) Read/Write data strobe deassertion to output HTA deassertion. (DCR[HTAAD] = 1, HTA at end of access released at logic 1)	_	6.5	ns
111	Read/Write data strobe deassertion to output HTA high impedance. (DCR[HTAAD] = 1, HTA at end of access released at logic 1	_		
	• DCR[HTADT] = 01		5 + T _{REFCLK}	ns
	DCR[HTADT] = 10 DCR[HTADT] = 11		5 + (1.5 × T _{REFCLK})	ns
112	DCR[HTADT] = 11 Read/Write data strobe assertion width	1.8 + T _{REFCLK}	5 + (2.5 × T _{REFCLK})	ns ns
			_	
201	Host data input set-up time before write data strobe deassertion	1.0	_	ns
202	Host data input hold time after write data strobe deassertion 1.1 V core	1.7	_	ns
	• 1.2 V core	1.5	_	ns
Notes:	 Attributes refers to the following signals: HCS, HA[11–29], HCID[0–4], HDST, HRW, HRDS, and HWBSn. This specification is tested in dual-strobe mode. Timing in single-strobe mode is guaranteed by design. All values listed in this table are tested or guaranteed by design. 			



2.5.9 Timer Timing

Table 23. Timer Timing

No.	Characteristics	Ref =	l lmit	
		Min	Max	Unit
500	TIMERx frequency	10.0	_	ns
501	TIMERx Input high period	4.0	_	ns
502	TIMERx Output low period	4.0	_	ns
503	TIMERx Propagations delay from its clock input 1.1 V core 1.2 V core	3.1 2.8	9.5 8.1	ns ns




Figure 22. Timer Timing

2.5.10 Ethernet Timing

2.5.10.1 Management Interface Timing

Table 24. Ethernet Controller Management Interface Timing

No.	Characteristics		Max	Unit
801	ETHMDIO to ETHMDC rising edge set-up time	10	_	ns
802	ETHMDC rising edge to ETHMDIO hold time	10	_	ns




Figure 23. MDIO Timing Relationship to MDC



2.5.10.2 MII Mode Timing

Table 25. MII Mode Signal Timing

No.	Characteristics	Min	Max	Unit
803	ETHRX_DV, ETHRXD[0-3], ETHRX_ER to ETHRX_CLK rising edge set-up time	3.5	_	ns
804	ETHRX_CLK rising edge to ETHRX_DV, ETHRXD[0–3], ETHRX_ER hold time	3.5	_	ns
805	ETHTX_CLK to ETHTX_EN, ETHTXD[0-3], ETHTX_ER output delay			
	• 1.1 V core	1	14.6	ns
	1.2 V core	1	12.6	ns




Figure 24. MII Mode Signal Timing

2.5.10.3 RMII Mode

Table 26. RMII Mode Signal Timing

No.	Characteristics	1.1 V Core		1.2 V Core		Unit
		Min	Max	Min	Max	Unit
806	ETHTX_EN,ETHRXD[0-1], ETHCRS_DV, ETHRX_ER to ETHREF_CLK rising edge set-up time	1.6		2		ns
807	ETHREF_CLK rising edge to ETHRXD[0–1], ETHCRS_DV, ETHRX_ER hold time	1.6	_	1.6	_	ns
811	ETHREF_CLK rising edge to ETHTXD[0-1], ETHTX_EN output delay.	3	12.5	3	11	ns




Figure 25. RMII Mode Signal Timing

MSC8122 Quad Digital Signal Processor Data Sheet, Rev. 16






Figure 27. GPIO Timing

2.5.12 EE Signals

Table 29. EE Pin Timing

Number	Characteristics	Туре	Min
65	EE0 (input)	Asynchronous	4 core clock periods
66	EE1 (output)	Synchronous to Core clock	1 core clock period

Notes: 1. The core clock is the SC140 core clock. The ratio between the core clock and CLKOUT is configured during power-on-reset.

2. Refer to **Table 1-4** on page 1-6 for details on EE pin functionality.

Figure 28 shows the signal behavior of the EE pins.




Figure 28. EE Pin Timing

2.5.13 JTAG Signals

Table 30. JTAG Timing

No.	Characteristics		All frequencies	
		Min	Max	
700	TCK frequency of operation (1/(T _C × 4); maximum 25 MHz)	0.0	25	MHz
701	TCK cycle time	40.0	_	ns
702	TCK clock pulse width measured at V _M = 1.6 V			
	High	20.0	_	ns
	• Low	16.0	_	ns
703	TCK rise and fall times	0.0	3.0	ns



ware Design Considerations

- Never allow V_{DD} to exceed $V_{DDH} + 0.8V$.
- Design the V_{DDH} supply to prevent reverse current flow by adding a minimum $10~\Omega$ resistor to GND to limit the current. Such a design yields an initial V_{DDH} level of $V_{DD}-0.8~V$ before it is enabled.

After power-up, V_{DDH} must not exceed V_{DD}/V_{CCSYN} by more than 2.6 V.

3.2 Power Supply Design Considerations

When used as a drop-in replacement in MSC8102 applications or when implementing a new design, use the guidelines described in *Migrating Designs from the MSC8102 to the MSC8122* (AN2716) and the *MSC8122 Design Checklist* (AN3374 for optimal system performance. *MSC8122 and MSC8126 Power Circuit Design Recommendations and Examples* (AN2937) provides detailed design information. See **Section 2.5.2** for start-up timing specifications.

Figure 33 shows the recommended power decoupling circuit for the core power supply. The voltage regulator and the decoupling capacitors should supply the required device current without any drop in voltage on the device pins. The voltage on the package pins should not drop below the minimum specified voltage level even for a very short spikes. This can be achieved by using the following guidelines:

- For the core supply, use a voltage regulator rated at 1.2 V with nominal rating of at least 3 A. This rating does not reflect actual average current draw, but is recommended because it resists changes imposed by transient spikes and has better voltage recovery time than supplies with lower current ratings.
- Decouple the supply using low-ESR capacitors mounted as close as possible to the socket. **Figure 33** shows three capacitors in parallel to reduce the resistance. Three capacitors is a recommended minimum number. If possible, mount at least one of the capacitors directly below the MSC8122 device.




Figure 33. Core Power Supply Decoupling

Each V_{CC} and V_{DD} pin on the MSC8122 device should have a low-impedance path to the board power supply. Similarly, each GND pin should have a low-impedance path to the ground plane. The power supply pins drive distinct groups of logic on the chip. The V_{CC} power supply should have at least four 0.1 μ F by-pass capacitors to ground located as closely as possible to the four sides of the package. The capacitor leads and associated printed circuit traces connecting to chip V_{CC} , V_{DD} , and GND should be kept to less than half an inch per capacitor lead. A four-layer board is recommended, employing two inner layers as V_{CC} and GND planes.

All output pins on the MSC8122 have fast rise and fall times. PCB trace interconnection length should be minimized to minimize undershoot and reflections caused by these fast output switching times. This recommendation particularly applies to the address and data buses. Maximum PCB trace lengths of six inches are recommended. For the DSI control signals in synchronous mode, ensure that the layout supports the DSI AC timing requirements and minimizes any signal crosstalk. Capacitance calculations should consider all device loads as well as parasitic capacitances due to the PCB traces. Attention to proper PCB layout and bypassing becomes especially critical in systems with higher capacitive loads because these loads create higher transient currents in the V_{CC}, V_{DD}, and GND circuits. Pull up all unused inputs or signals that will be inputs during reset.

Special care should be taken to minimize the noise levels on the PLL supply pins. There is one pair of PLL supply pins: V_{CCSYN} -GND_{SYN}. To ensure internal clock stability, filter the power to the V_{CCSYN} input with a circuit similar to the one in



5 Package Information




Figure 35. MSC8122 Mechanical Information, 431-pin FC-PBGA Package

6 Product Documentation

- *MSC8122 Technical Data Sheet* (MSC8122). Details the signals, AC/DC characteristics, clock signal characteristics, package and pinout, and electrical design considerations of the MSC8122 device.
- *MSC8122 Reference Manual* (MSC8122RM). Includes functional descriptions of the extended cores and all the internal subsystems including configuration and programming information.
- Application Notes. Cover various programming topics related to the StarCore DSP core and the MSC8122 device.
- *SC140 DSP Core Reference Manual*. Covers the SC140 core architecture, control registers, clock registers, program control, and instruction set.





How to Reach Us:

Home Page:

www.freescale.com

Web Support:

http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc.
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
+1-800-521-6274 or
+1-480-768-2130
www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French)

Japan:

Freescale Semiconductor Japan Ltd. Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku Tokyo 153-0064
Japan
0120 191014 or
+81 3 5437 9125
support.japan@freescale.com

www.freescale.com/support

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 010 5879 8000 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor
Literature Distribution Center
P.O. Box 5405
Denver, Colorado 80217
+1-800 441-2447 or
+1-303-675-2140
Fax: +1-303-675-2150
LDCForFreescaleSemiconductor
@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

Freescale[™], the Freescale logo, CodeWarrior, StarCore, and QUICC Engine are trademarks of Freescale Semiconductor, Inc. RapidIO is a registered trademark of the RapidIO Trade Association. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2004, 2008. All rights reserved.

Document Number: MSC8122

Rev. 16 12/2008

