



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	ST7
Core Size	8-Bit
Speed	8МНz
Connectivity	I ² C, SCI, SPI
Peripherals	LVD, POR, PWM, WDT
Number of I/O	32
Program Memory Size	60KB (60K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	3.8V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/st72f325j9t6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table of Contents ——

8.3	WAIT	MODE	. 46
8.4	ACTIV	E-HALT AND HALT MODES	. 47
	8.4.1	ACTIVE-HALT MODE	
- ··-		HALT MODE	
		DUCTION	
9.2	FUNC	FIONAL DESCRIPTION	. 50
	9.2.1	Input Modes	. 50
	9.2.2	Output Modes	
	9.2.3	Alternate Functions	
		RT IMPLEMENTATION	
		POWER MODES	
9.5	INTER	RUPTS	. 53
	9.5.1	I/O Port Implementation	. 54
		ERIPHERALS	
10.	1 WATC	HDOG TIMER (WDG)	. 56
	10.1.1	Introduction	. 56
	10.1.2	Main Features	. 56
		Functional Description	
		How to Program the Watchdog Timeout	
		Low Power Modes	
		Hardware Watchdog Option	
		Using Halt Mode with the WDG (WDGHALT option)	
		Interrupts	
10		Register Description	
10.		CLOCK CONTROLLER WITH REAL TIME CLOCK AND BEEPER (MCC/RTC)	
		Programmable CPU Clock Prescaler	
	10.2.2	Clock-out Capability	. 61
		Real Time Clock Timer (RTC)	
		Beeper	
		Low Power Modes	
		Register Description	
10		AUTO-RELOAD TIMER (ART)	
10.		Introduction	
		Functional Description	
		Register Description	
10	16.5.5 4 16-BIT	e ·	
10.	10.4.1	Introduction	
		Main Features	_
		Functional Description	
		Low Power Modes	
		Interrupts	
		Summary of Timer Modes	
		Register Description	
10.		L PERIPHERAL INTERFACE (SPI)	

PIN DESCRIPTION (Cont'd)

For external pin connection guidelines, refer to See "ELECTRICAL CHARACTERISTICS" on page 142.

Legend / Abbreviations for Table 2 and Table 3:

Type: I = input, O = output, S = supplyInput level: A = Dedicated analog input

 $\begin{array}{ll} \mbox{In/Output level:} & \mbox{C = CMOS } 0.3\mbox{V}_{DD}/0.7\mbox{V}_{DD} \\ & \mbox{C}_{T} \mbox{= CMOS } 0.3\mbox{V}_{DD}/0.7\mbox{V}_{DD} \mbox{ with input trigger} \\ \mbox{Output level:} & \mbox{HS = 20mA high sink (on N-buffer only)} \\ \end{array}$

Port and control configuration:

float = floating, wpu = weak pull-up, int = interrupt 1), ana = analog – Input:

OD = open drain 2), PP = push-pull – Output:

Refer to "I/O PORTS" on page 50 for more details on the software configuration of the I/O ports.

The RESET configuration of each pin is shown in bold. This configuration is valid as long as the device is in reset state.

= Pin not connected in ST72325S devices

Table 2. LQFP64/48/44 and SDIP42 Device Pin Descriptions

	F	Pin n	0			Level Port			Main							
964	48C	48S	244	42	Pin Name	Туре	ut	out		In	out		Out	put	function (after	Alternate function
LQFP64	LQFP48C	LQFP48S	LQFP44	SDIP42		_	Input	Output	float	mdw	int	ana	ОО	ЬР	reset)	
1	2	-	-	-	PE4 (HS)	I/O	C_T	HS	Х	Х			Χ	Χ	Port E4	
2	_4)	-	-	-	PE5 (HS)	I/O	C_T	HS	Х	Χ			Χ	Χ	Port E5	
3	_4)	-	-	-	PE6 (HS)	I/O	C_T	HS	Х	Χ			Χ	Χ	Port E6	
4	- 4)	-		-	PE7 (HS)	I/O	C_T	HS	Х	Х			Χ	Χ	Port E7	
																PWM Output 3
5	3	3	2	39	PB0/PWM3	I/O	СТ		X	е	i2		Х	X	Port B0	Caution: Negative cur- rent injection not al- lowed on this pin
6	4	4	3	40	PB1/PWM2	I/O	C_T		Х	е	i2		Χ	Χ	Port B1	PWM Output 2
7	5	5	4	41	PB2/PWM1	I/O	C_T		Х	е	i2		Χ	Χ	Port B2	PWM Output 1
8	6	6	5	42	PB3/PWM0	I/O	C_T		Х		ei2		Χ	Χ	Port B3	PWM Output 0
9	7	7	6	1	PB4 (HS)/ARTCLK	I/O	C _T	HS	х	е	i3		Х	Х	Port B4	PWM-ART External Clock
10	8	-	-	-	PB5 / ARTIC1	I/O	C _T		х	е	i3		Х	Х	Port B5	PWM-ART Input Capture 1
11	_4)	-	-	-	PB6 / ARTIC2	I/O	C _T		X	е	i3		Х	X	Port B6	PWM-ART Input Capture 2
12	_4)	-	-	-	PB7	I/O	C_T		X	X ei3			Χ	Χ	Port B7	
13	9	9	7	2	PD0/AIN0	I/O	C_T		Х	X X		Χ	Χ	Χ	Port D0	ADC Analog Input 0
14	19	10	8	3	PD1/AIN1	I/O	C_T		X	X X		Χ	Χ	Х	Port D1	ADC Analog Input 1
15	11	11	9	4	PD2/AIN2	I/O	C_T		Х	Χ		Χ	Χ	Χ	Port D2	ADC Analog Input 2
16	12	12	10	5	PD3/AIN3	I/O	C_T		X	Χ		Χ	Х	Х	Port D3	ADC Analog Input 3

	F	Pin n	0				Le	evel			P	ort			Main		
64	18C	18S	4	45	Pin Name	Туре	<u>+</u>	Ħ		Inp	out		Out	tput	function	Alternate	function
LQFP64	LQFP48C	LQFP48S	LQFP44	SDIP42		Ę	Input	Output	float	mdw	in	ana	ОО	В	(after reset)		
17	13	13	11	6	PD4/AIN4	I/O	C_{T}		X	Χ		Χ	Χ	Х	Port D4	ADC Analog	Input 4
18	14	14	12	7	PD5/AIN5	I/O	C_{T}		X	Χ		Χ	Χ	Х	Port D5	rt D5 ADC Analog Inp	
19	- ⁴⁾	-	-	-	PD6/AIN6	I/O	C_T		Х	Χ		Χ	Χ	Χ	Port D6	ADC Analog	Input 6
20	_4)	1	-	-	PD7/AIN7	I/O	C_{T}		X	Χ		Χ	Χ	Х	Port D7	ADC Analog	Input 7
21	15	15	13	8	V _{AREF} ⁶⁾	I									Analog F	Reference Volt	age for
22	16	16	14	9	V _{SSA} ⁶⁾	S									Analog G	Fround Voltage	е
23	-	-	-	-	V _{DD_3} ⁶⁾	S									Digital M	ain Supply Vo	ltage
24	-	•		-	V _{SS_3} ⁶⁾	S									Digital G	round Voltage)
25	17	17	15	10	PF0/MCO/AIN8	I/O	СТ		х	е	i1	Х	х	х	Port F0	Main clock out (f _{OSC} /2)	ADC Analog Input 8
26	18	18	16	11	PF1 (HS)/BEEP	I/O	C_{T}	HS	Х	е	i1		Χ	Χ	Port F1	Beep signal	output
27	19	19	17	12	PF2 (HS)	I/O	C_{T}	HS	Х		ei1		Χ	Х	Port F2		
28	_4)	•	-	-	PF3/OCMP2_A/ AIN9	I/O	СТ		X	Х		Х	х	х	Port F3	Timer A Output Compare 2	ADC Ana- log Input 9
29	20	20	18	13	PF4/OCMP1_A/ AIN10	I/O	СТ		x	Х		х	х	х	Port F4	Timer A Output Compare 1	ADC Analog Input 10
30	_4)	•	-	-	PF5/ICAP2_A/ AIN11	I/O	СТ		х	Х		Х	х	х	Port F5	Timer A In- put Cap- ture 2	ADC Analog Input 11
31	21	21	19	14	PF6 (HS)/ICAP1_A	I/O	C_{T}	HS	Х	Χ			Χ	Х	Port F6	Timer A Inpu	ıt Capture 1
32	22	22	20	15	PF7 (HS)/ EXTCLK_A	I/O	СТ	HS	х	Х			Х	Х	Port F7	Timer A Exte Source	ernal Clock
33	23	23	21	-	V _{DD_0} 6)	S									Digital M	ain Supply Vo	ltage
34	24	24	22	-	V _{SS_0} 6)	S									Digital G	round Voltage)
35	25	25	23	16	PC0/OCMP2_B/ AIN12	I/O	СТ		X	X		X	х	х	Port C0	Timer B Output Compare 2	ADC Ana- log Input 12
36	26	26	24	17	PC1/OCMP1_B/ AIN13	I/O	СТ		х	Х		Х	x	х	Port C1	Timer B Output Compare 1	ADC Ana- log Input 13
37	27	27	25	18	PC2 (HS)/ICAP2_B	I/O	C_{T}	HS	Х	Х			Χ	Х	Port C2		
38	28	28	26	19	PC3 (HS)/ICAP1_B	I/O	C_T	HS	X	Χ			Х	Х	Port C3	Timer B Inpu	ıt Capture 1
39	29	29	27	20	PC4/MISO/ICCDA- TA	I/O	Ст		X	Х			х	х	Port C4	SPI Master In / Slave Out Data	ICC Data Input
40	30	30	28	21	PC5/MOSI/AIN14	I/O	СТ		X	Х		Х	x	x	Port C5	SPI Master Out / Slave In Data	ADC Analog Input 14
41	31	31	29	22	PC6/SCK/ICCCLK	I/O	СТ		X	Х			Х	Х	Port C6	SPI Serial Clock	ICC Clock Output

Table 4. Hardware Register Map

Address	Block	Register Label	Register Name	Reset Status	Remarks
0000h 0001h 0002h	Port A	PADR PADDR PAOR	Port A Data Register Port A Data Direction Register Port A Option Register	00h ¹⁾ 00h 00h	R/W R/W R/W
0003h 0004h 0005h	Port B	PBDR PBDDR PBOR	Port B Data Register Port B Data Direction Register Port B Option Register	00h ¹⁾ 00h 00h	R/W R/W R/W
0006h 0007h 0008h	Port C	PCDR PCDDR PCOR	Port C Data Register Port C Data Direction Register Port C Option Register	00h ¹⁾ 00h 00h	R/W R/W R/W
0009h 000Ah 000Bh	Port D	PDDR PDDDR PDOR	Port D Data Register Port D Data Direction Register Port D Option Register	00h ¹⁾ 00h 00h	R/W R/W R/W
000Ch 000Dh 000Eh	Port E	PEDR PEDDR PEOR	Port E Data Register Port E Data Direction Register Port E Option Register	00h ¹⁾ 00h 00h	R/W R/W ²⁾ R/W ²⁾
000Fh 0010h 0011h	Port F	PFDR PFDDR PFOR	Port F Data Register Port F Data Direction Register Port F Option Register	00h ¹⁾ 00h 00h	R/W R/W R/W
0018h 0019h 001Ah 001Bh 001Ch 001Dh	l ² C	I2CCR I2CSR1 I2CSR2 I2CCCR I2COAR1 I2COAR2 I2CDR	I ² C Control Register I ² C Status Register 1 I ² C Status Register 2 I ² C Clock Control Register I ² C Own Address Register 1 I ² C Own Address Register 2 I ² C Data Register	00h 00h 00h 00h 00h 00h 00h	R/W Read Only Read Only R/W R/W R/W
001Fh 0020h			Reserved Area (2 Bytes)		
0021h 0022h 0023h	SPI	SPIDR SPICR SPICSR	SPI Data I/O Register SPI Control Register SPI Control/Status Register	xxh 0xh 00h	R/W R/W R/W
0024h 0025h 0026h 0027h	ITC	ISPR0 ISPR1 ISPR2 ISPR3	Interrupt Software Priority Register 0 Interrupt Software Priority Register 1 Interrupt Software Priority Register 2 Interrupt Software Priority Register 3	FFh FFh FFh FFh	R/W R/W R/W
0028h		EICR	External Interrupt Control Register	00h	R/W
0029h	FLASH	FCSR	Flash Control/Status Register	00h	R/W
002Ah	WATCHDOG	WDGCR	Watchdog Control Register	7Fh	R/W
002Bh		SICSR	System Integrity Control/Status Register	000x 000x b	R/W

INTERRUPTS (Cont'd)

Table 9. Interrupt Mapping

N°	Source Block	Description	Register Label	Priority Order	Exit from HALT/ ACTIVE HALT	Address Vector
	RESET	Reset	N/A		yes	FFFEh-FFFFh
	TRAP	Software interrupt	1 1 1 1 / / /		no	FFFCh-FFFDh
0	TLI	External top level interrupt	EICR		yes	FFFAh-FFFBh
1	MCC/RTC/ CSS	Main clock controller time base interrupt Safe oscillator activation interrupt	MCCSR- SICSR	Higher Priority	yes	FFF8h-FFF9h
2	ei0	External interrupt port A30		Filolity	yes	FFF6h-FFF7h
3	ei1	External interrupt port F20	N/A		yes	FFF4h-FFF5h
4	ei2	External interrupt port B30	111/74		yes	FFF2h-FFF3h
5	ei3	External interrupt port B74		1	yes	FFF0h-FFF1h
6		Not used				FFEEh-FFEFh
7	SPI	SPI peripheral interrupts	SPICSR		yes ¹	FFECh-FFEDh
8	TIMER A	TIMER A peripheral interrupts	TASR	lack	no	FFEAh-FFEBh
9	TIMER B	TIMER B peripheral interrupts	TBSR		no	FFE8h-FFE9h
10	SCI	SCI Peripheral interrupts	SCISR	Lower	no	FFE6h-FFE7h
11	AVD	Auxiliary Voltage detector interrupt	SICSR	Priority	no	FFE4h-FFE5h
12	I2C	I2C Peripheral interrupts	(see periph)		no	FFE2h-FFE3h
13	PWM ART	PWM ART interrupt	ARTCSR		yes ²	FFE0h-FFE1h

Notes:

- 1. Exit from HALT possible when SPI is in slave mode.
- 2. Exit from HALT possible when PWM ART is in external clock mode.

7.6 EXTERNAL INTERRUPTS

7.6.1 I/O Port Interrupt Sensitivity

The external interrupt sensitivity is controlled by the IPA, IPB and ISxx bits of the EICR register (Figure 25). This control allows to have up to 4 fully independent external interrupt source sensitivities.

Each external interrupt source can be generated on four (or five) different events on the pin:

- Falling edge
- Rising edge
- Falling and rising edge

- Falling edge and low level
- Rising edge and high level (only for ei0 and ei2)

To guarantee correct functionality, the sensitivity bits in the EICR register can be modified only when the I1 and I0 bits of the CC register are both set to 1 (level 3). This means that interrupts must be disabled before changing sensitivity.

The pending interrupts are cleared by writing a different value in the ISx[1:0], IPA or IPB bits of the EICR.

ON-CHIP PERIPHERALS (Cont'd)

10.3.2 Functional Description

Counter

The free running 8-bit counter is fed by the output of the prescaler, and is incremented on every rising edge of the clock signal.

It is possible to read or write the contents of the counter on the fly by reading or writing the Counter Access register (ARTCAR).

When a counter overflow occurs, the counter is automatically reloaded with the contents of the ARTARR register (the prescaler is not affected).

Counter clock and prescaler

The counter clock frequency is given by:

$$f_{COUNTER} = f_{INPUT} / 2^{CC[2:0]}$$

The timer counter's input clock (f_{INPUT}) feeds the 7-bit programmable prescaler, which selects one of the 8 available taps of the prescaler, as defined by CC[2:0] bits in the Control/Status Register (ARTCSR). Thus the division factor of the prescaler can be set to 2^n (where n=0,1,...7).

This f_{INPUT} frequency source is selected through the EXCL bit of the ARTCSR register and can be either the f_{CPU} or an external input frequency f_{EXT} .

The clock input to the counter is enabled by the TCE (Timer Counter Enable) bit in the ARTCSR register. When TCE is reset, the counter is stopped and the prescaler and counter contents are frozen. When TCE is set, the counter runs at the rate of the selected clock source.

Counter and Prescaler Initialization

After RESET, the counter and the prescaler are cleared and $f_{\text{INPUT}} = f_{\text{CPU}}$.

The counter can be initialized by:


- Writing to the ARTARR register and then setting the FCRL (Force Counter Re-Load) and the TCE (Timer Counter Enable) bits in the ARTCSR register
- Writing to the ARTCAR counter access register,
 In both cases the 7-bit prescaler is also cleared, whereupon counting will start from a known value.
 Direct access to the prescaler is not possible.

Output compare control

The timer compare function is based on four different comparisons with the counter (one for each PWMx output). Each comparison is made between the counter value and an output compare register (OCRx) value. This OCRx register can not be accessed directly, it is loaded from the duty cycle register (PWMDCRx) at each overflow of the counter.

This double buffering method avoids glitch generation when changing the duty cycle on the fly.

Figure 40. Output compare control




577

ON-CHIP PERIPHERALS (Cont'd)

PWM CONTROL REGISTER (PWMCR)

Read/Write

Reset Value: 0000 0000 (00h)



Bit 7:4 = **OE[3:0]** *PWM Output Enable*

These bits are set and cleared by software. They enable or disable the PWM output channels independently acting on the corresponding I/O pin.

0: PWM output disabled.

1: PWM output enabled.

Bit 3:0 = **OP[3:0]** *PWM Output Polarity*

These bits are set and cleared by software. They independently select the polarity of the four PWM output signals.


PWMx ou	OPx					
Counter <= OCRx	er <= OCRx Counter > OCRx					
1	0	0				
0	1	1				

Note: When an OPx bit is modified, the PWMx output signal polarity is immediately reversed.

DUTY CYCLE REGISTERS (PWMDCRx)

Read/Write

Reset Value: 0000 0000 (00h)



Bit 7:0 = DC[7:0] Duty Cycle Data

These bits are set and cleared by software.

A PWMDCRx register is associated with the OCRx register of each PWM channel to determine the second edge location of the PWM signal (the first edge location is common to all channels and given by the ARTARR register). These PWMDCR registers allow the duty cycle to be set independently for each PWM channel.

PWM AUTO-RELOAD TIMER (Cont'd)

Table 17. PWM Auto-Reload Timer Register Map and Reset Values

Address (Hex.)	Register Label	7	6	5	4	3	2	1	0
0073h	PWMDCR3	DC7	DC6	DC5	DC4	DC3	DC2	DC1	DC0
	Reset Value	0	0	0	0	0	0	0	0
0074h	PWMDCR2	DC7	DC6	DC5	DC4	DC3	DC2	DC1	DC0
	Reset Value	0	0	0	0	0	0	0	0
0075h	PWMDCR1	DC7	DC6	DC5	DC4	DC3	DC2	DC1	DC0
	Reset Value	0	0	0	0	0	0	0	0
0076h	PWMDCR0	DC7	DC6	DC5	DC4	DC3	DC2	DC1	DC0
	Reset Value	0	0	0	0	0	0	0	0
0077h	PWMCR	OE3	OE2	OE1	OE0	OP3	OP2	OP1	OP0
	Reset Value	0	0	0	0	0	0	0	0
0078h	ARTCSR	EXCL	CC2	CC1	CC0	TCE	FCRL	RIE	OVF
	Reset Value	0	0	0	0	0	0	0	0
0079h	ARTCAR	CA7	CA6	CA5	CA4	CA3	CA2	CA1	CA0
	Reset Value	0	0	0	0	0	0	0	0
007Ah	ARTARR	AR7	AR6	AR5	AR4	AR3	AR2	AR1	AR0
	Reset Value	0	0	0	0	0	0	0	0
007Bh	ARTICCSR Reset Value	0	0	CS2 0	CS1 0	CIE2 0	CIE1 0	CF2 0	CF1 0
007Ch	ARTICR1	IC7	IC6	IC5	IC4	IC3	IC2	IC1	IC0
	Reset Value	0	0	0	0	0	0	0	0
007Dh	ARTICR2	IC7	IC6	IC5	IC4	IC3	IC2	IC1	IC0
	Reset Value	0	0	0	0	0	0	0	0

10.4.3.3 Input Capture

In this section, the index, *i*, may be 1 or 2 because there are two input capture functions in the 16-bit timer.

The two 16-bit input capture registers (IC1R and IC2R) are used to latch the value of the free running counter after a transition is detected on the ICAP*i* pin (see Figure 5).

	MS Byte	LS Byte
ICiR	IC <i>i</i> HR	IC <i>i</i> LR

ICiR register is a read-only register.

The active transition is software programmable through the IEDG*i* bit of Control Registers (CR*i*).

Timing resolution is one count of the free running counter: ($f_{CPL}/CC[1:0]$).

Procedure:

To use the input capture function select the following in the CR2 register:

- Select the timer clock (CC[1:0]) (see Table 1).
- Select the edge of the active transition on the ICAP2 pin with the IEDG2 bit (the ICAP2 pin must be configured as floating input or input with pull-up without interrupt if this configuration is available).

And select the following in the CR1 register:

- Set the ICIE bit to generate an interrupt after an input capture coming from either the ICAP1 pin or the ICAP2 pin
- Select the edge of the active transition on the ICAP1 pin with the IEDG1 bit (the ICAP1pin must be configured as floating input or input with pullup without interrupt if this configuration is available).

When an input capture occurs:

- ICFi bit is set.
- The ICiR register contains the value of the free running counter on the active transition on the ICAPi pin (see Figure 6).
- A timer interrupt is generated if the ICIE bit is set and the I bit is cleared in the CC register. Otherwise, the interrupt remains pending until both conditions become true.

Clearing the Input Capture interrupt request (that is, clearing the ICF*i* bit) is done in two steps:

- 1. Reading the SR register while the ICF*i* bit is set.
- 2. An access (read or write) to the ICiLR register.

Notes:

- After reading the ICiHR register, transfer of input capture data is inhibited and ICFi will never be set until the ICiLR register is also read.
- 2. The ICIR register contains the free running counter value which corresponds to the most recent input capture.
- The two input capture functions can be used together even if the timer also uses the two output compare functions.
- 4. In One Pulse mode and PWM mode only Input Capture 2 can be used.
- 5. The alternate inputs (ICAP1 and ICAP2) are always directly connected to the timer. So any transitions on these pins activates the input capture function.
 - Moreover if one of the ICAP*i* pins is configured as an input and the second one as an output, an interrupt can be generated if the user toggles the output pin and if the ICIE bit is set.
 - This can be avoided if the input capture function *i* is disabled by reading the IC*i*HR (see note 1).
- 6. The TOF bit can be used with interrupt generation in order to measure events that go beyond the timer range (FFFFh).

Figure 49. Input Capture Block Diagram




Figure 50. Input Capture Timing Diagram




Figure 54. One Pulse Mode Timing Example





Figure 55. Pulse Width Modulation Mode Timing Example with 2 Output Compare Functions



Note: On timers with only one Output Compare register, a fixed frequency PWM signal can be generated using the output compare and the counter overflow to define the pulse length.

CONTROL/STATUS REGISTER (CSR)

Read/Write (bits 7:3 read only)
Reset Value: xxxx x0xx (xxh)

7										
ICF1	OCF1	TOF	ICF2	OCF2	TIMD	0	0			

Bit 7 = **ICF1** Input Capture Flag 1.

0: No input capture (reset value).

1: An input capture has occurred on the ICAP1 pin or the counter has reached the OC2R value in PWM mode. To clear this bit, first read the SR register, then read or write the low byte of the IC1R (IC1LR) register.

Bit 6 = **OCF1** Output Compare Flag 1.

0: No match (reset value).

1: The content of the free running counter has matched the content of the OC1R register. To clear this bit, first read the SR register, then read or write the low byte of the OC1R (OC1LR) register.

Bit 5 = **TOF** *Timer Overflow Flag*.

0: No timer overflow (reset value).

1: The free running counter rolled over from FFFFh to 0000h. To clear this bit, first read the SR register, then read or write the low byte of the CR (CLR) register.

Note: Reading or writing the ACLR register does not clear TOF.

Bit 4 = ICF2 Input Capture Flag 2.

0: No input capture (reset value).

1: An input capture has occurred on the ICAP2 pin. To clear this bit, first read the SR register, then read or write the low byte of the IC2R (IC2LR) register.

Bit 3 = **OCF2** Output Compare Flag 2.

0: No match (reset value).

1: The content of the free running counter has matched the content of the OC2R register. To clear this bit, first read the SR register, then read or write the low byte of the OC2R (OC2LR) register.

Bit 2 = **TIMD** Timer disable.

This bit is set and cleared by software. When set, it freezes the timer prescaler and counter and disabled the output functions (OCMP1 and OCMP2 pins) to reduce power consumption. Access to the timer registers is still available, allowing the timer configuration to be changed, or the counter reset, while it is disabled.

0: Timer enabled

1: Timer prescaler, counter and outputs disabled

Bits 1:0 = Reserved, must be kept cleared.

Table 19. 16-Bit Timer Register Map and Reset Values

Address (Hex.)	Register Label	7	6	5	4	3	2	1	0
Timer A: 32	CR1	ICIE	OCIE	TOIE	FOLV2	FOLV1	OLVL2	IEDG1	OLVL1
Timer B: 42	Reset Value	0	0	0	0	0	0	0	0
Timer A: 31	CR2	OC1E	OC2E	OPM	PWM	CC1	CC0	IEDG2	EXEDG
Timer B: 41	Reset Value	0	0	0	0	0	0	0	0
Timer A: 33	CSR	ICF1	OCF1	TOF	ICF2	OCF2	TIMD	-	-
Timer B: 43	Reset Value	Х	Х	Х	Х	х	0	Х	Х
Timer A: 34	IC1HR	MSB							LSB
Timer B: 44	Reset Value	Х	Х	х	х	х	Х	Х	х
Timer A: 35	IC1LR	MSB							LSB
Timer B: 45	Reset Value	Х	Х	х	х	х	Х	Х	х
Timer A: 36	OC1HR	MSB							LSB
Timer B: 46	Reset Value	1	0	0	0	0	0	0	0
Timer A: 37	OC1LR	MSB							LSB
Timer B: 47	Reset Value	0	0	0	0	0	0	0	0
Timer A: 3E	OC2HR	MSB							LSB
Timer B: 4E	Reset Value	1	0	0	0	0	0	0	0
Timer A: 3F	OC2LR	MSB							LSB
Timer B: 4F	Reset Value	0	0	0	0	0	0	0	0
Timer A: 38	CHR	MSB							LSB
Timer B: 48	Reset Value	1	1	1	1	1	1	1	1
Timer A: 39	CLR	MSB							LSB
Timer B: 49	Reset Value	1	1	1	1	1	1	0	0
Timer A: 3A	ACHR	MSB							LSB
Timer B: 4A	Reset Value	1	1	1	1	1	1	1	1
Timer A: 3B	ACLR	MSB							LSB
Timer B: 4B	Reset Value	1	1	1	1	1	1	0	0
Timer A: 3C	IC2HR	MSB							LSB
Timer B: 4C	Reset Value	Х	Х	Х	Х	Х	Х	Х	Х
Timer A: 3D	IC2LR	MSB	_		_	_		_	LSB
Timer B: 4D	Reset Value	Х	Х	Х	Х	Х	Х	Х	Х

Related Documentation

AN 973: SCI software communications using 16-bit timer

AN 974: Real Time Clock with ST7 Timer Output Compare

AN 976: Driving a buzzer through the ST7 Timer PWM function

AN1041: Using ST7 PWM signal to generate analog input (sinusoid)

AN1046: UART emulation software

AN1078: PWM duty cycle switch implementing

true 0 or 100 per cent duty cycle

AN1504: Starting a PWM signal directly at high

level using the ST7 16-Bit timer

SERIAL PERIPHERAL INTERFACE (Cont'd)

Table 21. SPI Register Map and Reset Values

Address (Hex.)	Register Label	7	6	5	4	3	2	1	0
0021h	SPIDR	MSB							LSB
0021h	Reset Value	Х	Х	Х	Х	Х	Х	Х	x
0022h	SPICR	SPIE	SPE	SPR2	MSTR	CPOL	CPHA	SPR1	SPR0
002211	Reset Value	0	0	0	0	Х	Х	Х	Х
0023h	SPICSR	SPIF	WCOL	OVR	MODF		SOD	SSM	SSI
002311	Reset Value	0	0	0	0	0	0	0	0

CLOCK AND TIMING CHARACTERISTICS (Cont'd)

12.5.3 Crystal and Ceramic Resonator Oscillators

The ST7 internal clock can be supplied with four different Crystal/Ceramic resonator oscillators. All the information given in this paragraph is based on characterization results with specified typical external components. In the application, the resonator and the load capacitors have to be placed as

close as possible to the oscillator pins in order to minimize output distortion and start-up stabilization time. Refer to the crystal/ceramic resonator manufacturer for more details (frequency, package, accuracy...).

Symbol	Parameter	Conditions	Min	Max	Unit
fosc	Oscillator Frequency 1)		1	16	MHz
R _F	Feedback resistor ²⁾		20	40	kΩ
C _{L1} C _{L2}	Recommended load capacitance versus equivalent serial resistance of the crystal or ceramic resonator (R _S) ³⁾	f _{OSC} = 1 to 2 MHz f _{OSC} = 2 to 4 MHz f _{OSC} = 4 to 8 MHz f _{OSC} = 8 to 16 MHz	20 20 15 15	60 50 35 35	pF

Symbol	Parameter	Conditions	Тур	Max	Unit
i ₂	OSC2 driving current	$\begin{split} &V_{DD}\text{=}5\text{V:} \\ &f_{OSC}\text{=}\ 2\text{MHz},\ \text{C0}=6\text{pF},\ \text{Cl1}=\text{Cl2}=68\text{pF} \\ &f_{OSC}\text{=}\ 4\text{MHz},\ \text{C0}=6\text{pF},\ \text{Cl1}=\text{Cl2}=68\text{pF} \\ &f_{OSC}\text{=}\ 8\text{MHz},\ \text{C0}=6\text{pF},\ \text{Cl1}=\text{Cl2}=40\text{pF} \\ &f_{OSC}\text{=}\ 16\text{MHz},\ \text{C0}=7\text{pF},\ \text{Cl1}=\text{Cl2}=20\text{pF} \end{split}$	426 425 456 660		μΑ

Notes:

57

^{1.} The oscillator selection can be optimized in terms of supply current using an high quality resonator with small R_S value. Refer to crystal/ceramic resonator manufacturer for more details.

^{2.} Data based on characterisation results, not tested in production.

CLOCK AND TIMING CHARACTERISTICS (Cont'd)

Supplier	f _{OSC} (MHz)	Typical Ceramic Resonators ²⁾
	2	CSTCC2M00G56Z-R0
	4	SMD CSTCR4M00G53Z-R0
ø	4	Lead CSTLS4M00G53Z-R0
Murata	8	SMD CSTCE8M00G52Z-R0
ž	0	Lead CSTLS4M0052Z-R0
	16	SMD CSTCE16M0V51Z-R0
	10	Lead CSTLS16M0X51Z-R0

Notes:

- ${\bf 1.}\ Resonator\ characteristics\ given\ by\ the\ ceramic\ resonator\ manufacturer.$
- 2. SMD = [-R0: Plastic tape package (∅ =180mm), -B0: Bulk] LEAD = [-A0: Flat pack package (Radial taping Ho= 18mm), -B0: Bulk] For more information on these resonators, please consult www.murata.com

14 ST72325 DEVICE CONFIGURATION AND ORDERING INFORMATION

Each device is available for production in user programmable versions (FLASH) as well as in factory coded versions (ROM/FASTROM).

ST72325 devices are ROM versions. ST72P325 devices are Factory Advanced Service Technique ROM (FASTROM) versions: they are factory-programmed HDFlash devices. FLASH devices are

shipped to customers with a default content, while ROM/FASTROM factory coded parts contain the code supplied by the customer. This implies that FLASH devices have to be configured by the customer using the Option Bytes while the ROM/FASTROM devices are factory-configured.

14.1 FLASH OPTION BYTES

	_		STATI	С ОРТ	ION B	YTE 0		•	47		STA	TIC OF	TION E	BYTE		
	/							0	1 7							0
	WI	DG	SS	V	D	rved	PKG0	т	5	TC	osc ⁻	TYPE	OS	SCRAN	GE	OFF
	HALT	SW	CSS	1	0	Resei	Ä	FMP	PKG	RS.	1	0	2	1	0	PLL(
Default	1	1	1	0	0	1	1	1	1	1	1	0	1	1	1	1

The option bytes allow the hardware configuration of the microcontroller to be selected. They have no address in the memory map and can be accessed only in programming mode (for example using a standard ST7 programming tool). The default content of the FLASH is fixed to FFh. To program the FLASH devices directly using ICP, FLASH devices are shipped to customers with the internal RC clock source enabled. In masked ROM devices, the option bytes are fixed in hardware by the ROM code (see option list).

OPTION BYTE 0

OPT7= **WDG HALT** *Watchdog and HALT mode* This option bit determines if a RESET is generated when entering HALT mode while the Watchdog is active.

- 0: No Reset generation when entering Halt mode
- 1: Reset generation when entering Halt mode

OPT6= **WDG SW** *Hardware or software watchdog* This option bit selects the watchdog type.

- 0: Hardware (watchdog always enabled)
- 1: Software (watchdog to be enabled by software)

OPT5 = **CSS** Clock security system on/off
This option bit enables or disables the clock security system function (CSS) which includes the clock filter and the backup safe oscillator.

0: CSS enabled

1: CSS disabled

OPT4:3= **VD[1:0]** Voltage detection

These option bits enable the voltage detection block (LVD, and AVD) with a selected threshold for the LVD and AVD (EVD+AVD).

Selected Low Voltage Detector	VD1	VD0
LVD and AVD Off	1	1
Lowest Threshold: (V _{DD} ~3V)	1	0
Med. Threshold (V _{DD} ~3.5V)	0	1
Highest Threshold (V _{DD} ~4V)	0	0

Caution: If the medium or low thresholds are selected, the detection may occur outside the specified operating voltage range. Below 3.8V, device operation is not guaranteed. For details on the AVD and LVD threshold levels refer to section 12.3.2 on page 145

OPT2 = Reserved, must be kept at default value.

OPT1= **PKG0** Package selection bit 0 This option bit is not used.

DEVICE CONFIGURATION AND ORDERING INFORMATION (Cont'd)

	ST72P325 FASTROM I (Last up	pdate: October 2008)		
Customer:		·		
Address:				
Contact:				
Phone No:				
Reference/ROM Code:				
The ROM code name is ROM code must be ser	s assigned by STMicroe nt in .S19 formatHex e	lectronics.	rocessed.	
	Size/Package (check only	•		
FASTROM DEVICE:	· 60K	 48K	32K	- _ _{16K}
LQFP32 7x7:	I I	i	[]	[]
SDIP32:	i i	i	[]	i ii
LQFP48 7x7 (S):	1	I	ii	ı ii
LQFP44 10x10:	i [] i	[] i	ij	ii ı
SDIP42:	l i	1	ij	[]
LQFP64 10x10:	[]	1		1
LQFP64 14x14:	ı [j ı	1		1
DIE FORM:		48K	 32K	32K
			 г 1	_
O and this arts of the t	[]	[]	[]	[]
Conditioning (check on				
Pack	kaged Product	! Die Bredi	uct (dice tested at 25	S°C only)
		<u>Die Fiodi</u>	uct faice tested at 25	<u> </u>
[] Tape & Reel	[] Tray	•		<u> </u>
		Ele Frodi [] Tape & [] Inked v	Reel	<u> </u>
		I []Tape & I []Inked v	Reel	<u> </u>
[] Tape & Reel	[]Tray	I []Tape & I []Inked v	Reel vafer	
[] Tape & Reel	[] Tray	I []Tape & I []Inked v	Reel vafer	
[] Tape & Reel Temp. Range (do not contemp. Range	[] Tray	I []Tape & I []Inked v	Reel vafer	
[] Tape & Reel Temp. Range (do not contemp. Range [] 0°C to +70°C	[] Tray	I []Tape & I []Inked v	Reel vafer	
Temp. Range (do not contemp. Range [] 0°C to +70°C [] -10°C to +85°C	[] Tray	I []Tape & I []Inked v	Reel vafer	
[] Tape & Reel Temp. Range (do not contemp. Range [] 0°C to +70°C [] -10°C to +85°C [] -40°C to +85°C	[] Tray	I []Tape & I []Inked v	Reel vafer	
Temp. Range (do not contemp. Range [] 0°C to +70°C []-10°C to +85°C []-40°C to +85°C []-40°C to +105°C	[] Tray	I []Tape & I []Inked v	Reel vafer	
Temp. Range (do not contemp. Range) Temp. Range [] 0°C to +70°C [] -10°C to +85°C [] -40°C to +85°C [] -40°C to +105°C [] -40°C to +125°C	[] Tray theck for die product).	l []Tape & I []Inked v I []Sawn v	Reel vafer vafer on sticky foil	
Temp. Range (do not contemp. Range) Temp. Range [] 0°C to +70°C [] -10°C to +85°C [] -40°C to +85°C [] -40°C to +105°C [] -40°C to +125°C Special Marking:	[] Tray wheck for die product).	[]Tape & []Inked v []Sawn v	Reel vafer vafer on sticky foil	char. max)
Temp. Range (do not contemp. Range) Temp. Range [] 0°C to +70°C [] -10°C to +85°C [] -40°C to +85°C [] -40°C to +105°C [] -40°C to +125°C Special Marking:	[] Tray theck for die product).	[]Tape & []Inked v []Sawn v	Reel vafer vafer on sticky foil	
Temp. Range (do not contemp. Range) Temp. Range [] 0°C to +70°C [] -10°C to +85°C [] -40°C to +85°C [] -40°C to +105°C [] -40°C to +125°C Special Marking:	[] Tray wheck for die product)	[]Tape & []Inked v []Sawn v	Reel vafer vafer on sticky foil	
Temp. Range (do not of the control o	[] Tray wheck for die product)	[]Tape & []Inked v []Sawn v []Yes "	Reel vafer vafer on sticky foil	
Temp. Range (do not of the control o	[] Tray wheck for die product)	[]Tape & []Inked v []Sawn v []Yes " [] and spaces only. []1 to 2 MHz []2 to 4 MHz []4 to 8 MHz	Reel vafer wafer on sticky foil	
Temp. Range (do not of the control o	[] Tray sheck for die product) [] No are letters, digits, '.', '-', '/ n: [] Resonator:	[]Tape & []Inked v []Sawn v []Yes " " and spaces only. []1 to 2 MHz []2 to 4 MHz []4 to 8 MHz []8 to 16 MH	Reel vafer wafer on sticky foil	
Temp. Range (do not of the control o	[] Tray check for die product). [] No are letters, digits, '.', '-', '/ n: [] Resonator:	[]Tape & []Inked v []Sawn v []Yes " " and spaces only. []1 to 2 MHz []2 to 4 MHz []4 to 8 MHz []8 to 16 MH	Reel vafer wafer on sticky foil	
Temp. Range (do not of the control o	[] Tray check for die product). [] No are letters, digits, '.', '-', '/ n: [] Resonator: [] Internal RC [] External Cle	[]Tape & []Inked v []Sawn v []Yes " " and spaces only. []1 to 2 MHz []2 to 4 MHz []4 to 8 MHz []8 to 16 MH.	Reel vafer wafer on sticky foil	
Temp. Range (do not of the control o	[] Tray check for die product). [] No are letters, digits, '.', '-', '/ n: [] Resonator:	[]Tape & []Inked v []Sawn v []Yes " " and spaces only. []1 to 2 MHz []2 to 4 MHz []4 to 8 MHz []8 to 16 MH	Reel vafer wafer on sticky foil	
Temp. Range (do not of the control o	[] Tray check for die product). [] No are letters, digits, '.', '-', '/ n: [] Resonator: [] Internal RC [] External Cle	[]Tape & []Inked v []Sawn v []Yes " " and spaces only. []1 to 2 MHz []2 to 4 MHz []4 to 8 MHz []8 to 16 MH.	Reel vafer wafer on sticky foil	
Temp. Range (do not of the control o	[] Tray check for die product). [] No are letters, digits, '.', '-', '/ n: [] Resonator: [] Internal RC [] External Cle [] Disabled [] Disabled	[]Tape & []Inked v []Inked v []Sawn v []Yes " " and spaces only. []1 to 2 MHz []2 to 4 MHz []4 to 8 MHz []4 to 8 MHz []8 to 16 MH. cock []Enabled []Enabled	Reel vafer vafer on sticky foil " (10 c	har. max)
Temp. Range (do not on the control of the control o	[] Tray check for die product). [] No are letters, digits, '.', '-', '/ n: [] Resonator: [] Internal RC [] External Cle [] Disabled [] Disabled ed [] High thresh	[] Tape & [] Inked v [] Inked v [] Sawn v [] Yes " " and spaces only. [] 1 to 2 MHz [] 2 to 4 MHz [] 2 to 4 MHz [] 4 to 8 MHz [] 8 to 16 MH. [] 6 cock [] Enabled [] Enabled [] Med. thresh	Reel vafer vafer on sticky foil " (10 c	har. max)
[] Tape & Reel Temp. Range (do not on the control of the control	[] Tray check for die product). [] No are letters, digits, '.', '-', '/ n: [] Resonator: [] Internal RC [] External Cle [] Disabled [] Disabled ed [] High thresh [] 256 Cycles	[]Tape & []Inked v []Sawn v []Yes " " and spaces only. []1 to 2 MHz []2 to 4 MHz []4 to 8 MHz []8 to 16 MHz []8 to 16 MHz []6 ck []Enabled []Enabled []Med. thresh []4096 Cycle	Reel vafer vafer on sticky foil " (10 c	char. max) hold
Temp. Range (do not on the control of the control o	[] Tray check for die product). [] No are letters, digits, '.', '-', '/ n: [] Resonator: [] Internal RC [] External Cle [] Disabled [] Disabled ed [] High thresh [] 256 Cycles [] Software Ae	[] Yes " [] Yes " and spaces only. [] 1 to 2 MHz [] 2 to 4 MHz [] 4 to 8 MHz [] 8 to 16 MH. [] Enabled [] Enabled [] Enabled [] Enabled [] Med. thresh [] 4096 Cycle ctivation []	Reel vafer vafer on sticky foil " (10 c	char. max) hold

LD sema,A

IRET

Case 2: Writing to PxOR or PxDDR with Global Interrupts Disabled:

SIM ; set the interrupt mask

LD A,PFDR AND A,#\$02

LD X,A ; store the level before writing to

PxOR/PxDDR LD A.#\$90

LD PFDDR,A; Write into PFDDR

LD A,#\$ff

LD PFOR,A ; Write to PFOR

LD A,PFDR AND A,#\$02

LD Y,A ; store the level after writing to PxOR/

PxDDR

LD A,X ; check for falling edge

cp A,#\$02 jrne OUT TNZ Y jrne OUT LD A,#\$01

LD sema, A ; set the semaphore to '1' if edge is

detected

RIM ; reset the interrupt mask LD A,sema ; check the semaphore status

CP A,#\$01 irne OUT

call call_routine; call the interrupt routine

RIM

OUT: RIM JP while_loop

.call_routine; entry to call_routine

PUSH A PUSH X PUSH CC

.ext1_rt ; entry to interrupt routine

LD A,#\$00 LD sema,A IRET

15.1.3 Clearing active interrupts outside interrupt routine

When an active interrupt request occurs at the same time as the related flag is being cleared, an unwanted reset may occur.

Note: clearing the related interrupt mask will not generate an unwanted reset

Concurrent interrupt context

The symptom does not occur when the interrupts are handled normally, i.e.

when:

- The interrupt flag is cleared within its own interrupt routine
- The interrupt flag is cleared within any interrupt routine
- The interrupt flag is cleared in any part of the code while this interrupt is disabled

If these conditions are not met, the symptom can be avoided by implementing the following sequence:

Perform SIM and RIM operation before and after resetting an active interrupt request.

Example:

SIM

reset interrupt flag

RIM

Nested interrupt context:

The symptom does not occur when the interrupts are handled normally, i.e.

when:

- The interrupt flag is cleared within its own interrupt routine
- The interrupt flag is cleared within any interrupt routine with higher or identical priority level
- The interrupt flag is cleared in any part of the code while this interrupt is disabled

If these conditions are not met, the symptom can be avoided by implementing the following sequence:

PUSHCC

SIM

reset interrupt flag

POP CC

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2008 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com