

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	I²C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, I²S, POR, PWM, WDT
Number of I/O	48
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 12x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	PG-VQFN-64-6
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/xmc1402q064x0128aaxuma1">https://www.e-xfl.com/product-detail/infineon-technologies/xmc1402q064x0128aaxuma1</a>

**Edition 2016-10**

**Published by**

**Infineon Technologies AG  
81726 Munich, Germany**

**© 2016 Infineon Technologies AG  
All Rights Reserved.**

#### **Legal Disclaimer**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

#### **Information**

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office ([www.infineon.com](http://www.infineon.com)).

#### **Warnings**

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

## Table of Contents

## Table of Contents

<b>1</b>	<b>Summary of Features</b>	9
1.1	Device Overview	11
1.2	Ordering Information	12
1.3	Device Types	13
1.4	Chip Identification Number	15
<b>2</b>	<b>General Device Information</b>	18
2.1	Logic Symbols	18
2.2	Pin Configuration and Definition	22
2.2.1	Package Pin Summary	26
2.2.2	Port Pin for Boot Modes	30
2.2.3	Port I/O Function Description	31
2.2.4	Hardware Controlled I/O Function Description	32
<b>3</b>	<b>Electrical Parameter</b>	41
3.1	General Parameters	41
3.1.1	Parameter Interpretation	41
3.1.2	Absolute Maximum Ratings	42
3.1.3	Pin Reliability in Overload	43
3.1.4	Operating Conditions	45
3.2	DC Parameters	46
3.2.1	Input/Output Characteristics	46
3.2.2	Analog to Digital Converters (ADC)	50
3.2.3	Out of Range Comparator (ORC) Characteristics	54
3.2.4	Analog Comparator Characteristics	56
3.2.5	Temperature Sensor Characteristics	57
3.2.6	Oscillator Pins	58
3.2.7	Power Supply Current	62
3.2.8	Flash Memory Parameters	68
3.3	AC Parameters	70
3.3.1	Testing Waveforms	70
3.3.2	Power-Up and Supply Threshold Characteristics	71
3.3.3	On-Chip Oscillator Characteristics	73
3.3.4	Serial Wire Debug Port (SW-DP) Timing	74
3.3.5	SPD Timing Requirements	75
3.3.6	Peripheral Timings	76
3.3.6.1	Synchronous Serial Interface (USIC SSC) Timing	76
3.3.6.2	Inter-IC (IIC) Interface Timing	79
3.3.6.3	Inter-IC Sound (IIS) Interface Timing	81
<b>4</b>	<b>Package and Reliability</b>	83
4.1	Package Parameters	83

## 1.1 Device Overview

The following table lists the available features per device type for the XMC1400 series.

**Table 1 Features of XMC1400 Device Types<sup>1)</sup>**

Features	XMC1401-Q048	XMC1401-F064	XMC1402-T038	XMC1402-Q040	XMC1402-Q048	XMC1402-Q064	XMC1402-F064	XMC1403-Q040	XMC1403-Q048	XMC1403-Q064	XMC1404-Q048	XMC1404-Q064	XMC1404-F064
CPU frequency	48 MHz												
Operating temperature (ambient)	-40 to 85 °C	-40 to 105 °C											
Operating voltage	1.8 V to 5.5 V												
Flash options (Kbytes)	64, 128	64, 128	32, 64, 128	32, 64, 128	32, 64, 128	64, 128							
SRAM (Kbytes)	16	16	16	16	16	16	16	16	16	16	16	16	16
MATH	-	-	1	1	1	1	1	-	-	-	1	1	1
Industrial Control	CCU4	2	2	2	2	2	2	2	2	2	2	2	2
	CCU8	-	-	2	2	2	2	2	-	-	-	2	2
	POSIF	-	-	1	1	2	2	2	-	-	-	2	2
	BCCU	-	-	1	1	1	1	1	-	-	-	1	1
Communication	USIC (modules / channels)	2 / 2	2 / 2	2 / 2	2 / 2	2 / 2	2 / 2	2 / 2	2 / 2	2 / 2	2 / 2	2 / 2	2 / 2
	LEDTS	3	3	-	-	-	-	-	-	-	3	3	3
	MultiCAN+ (nodes / MOs)	-	-	-	-	-	-	2 / 32	2 / 32	2 / 32	2 / 32	2 / 32	2 / 32

**Table 2 Synopsis of XMC1400 Device Types (cont'd)**

<b>Derivative</b>	<b>Package</b>	<b>Flash Kbytes</b>
XMC1403-Q048X0200	PG-VQFN-48	200
XMC1403-Q064X0064	PG-VQFN-64	64
XMC1403-Q064X0128	PG-VQFN-64	128
XMC1403-Q064X0200	PG-VQFN-64	200
XMC1404-Q048X0064	PG-VQFN-48	64
XMC1404-Q048X0128	PG-VQFN-48	128
XMC1404-Q048X0200	PG-VQFN-48	200
XMC1404-Q064X0064	PG-VQFN-64	64
XMC1404-Q064X0128	PG-VQFN-64	128
XMC1404-Q064X0200	PG-VQFN-64	200
XMC1404-F064X0064	PG-LQFP-64	64
XMC1404-F064X0128	PG-LQFP-64	128
XMC1404-F064X0200	PG-LQFP-64	200

## 1.4 Chip Identification Number

The Chip Identification Number allows software to identify the marking. It is an 8 words value with the most significant 7 words stored in Flash configuration sector 0 (CS0) at address location : 1000 0F00<sub>H</sub> (MSB) - 1000 0F1B<sub>H</sub> (LSB). The least significant word and most significant word of the Chip Identification Number are the value of registers DBGROMID and IDCHIP, respectively.

**Table 3 XMC1400 Chip Identification Number**

Derivative	Value	Marking
XMC1401-Q048F0064	00014082 07CF00FF 1E071FF7 20006000 00000D00 00001000 00011000 10204083 <sub>H</sub>	AA
XMC1401-Q048F0128	00014082 07CF00FF 1E071FF7 20006000 00000D00 00001000 00021000 10204083 <sub>H</sub>	AA
XMC1401-F064F0064	000140A2 07CF00FF 1E071FF7 20006000 00000D00 00001000 00011000 10204083 <sub>H</sub>	AA
XMC1401-F064F0128	000140A2 07CF00FF 1E071FF7 20006000 00000D00 00001000 00021000 10204083 <sub>H</sub>	AA
XMC1402-T038X0032	00014013 07FF00FF 1E071FF7 000F900F 00000D00 00001000 00009000 10204083 <sub>H</sub>	AA
XMC1402-T038X0064	00014013 07FF00FF 1E071FF7 000F900F 00000D00 00001000 00011000 10204083 <sub>H</sub>	AA
XMC1402-T038X0128	00014013 07FF00FF 1E071FF7 000F900F 00000D00 00001000 00021000 10204083 <sub>H</sub>	AA
XMC1402-T038X0200	00014013 07FF00FF 1E071FF7 000F900F 00000D00 00001000 00033000 10204083 <sub>H</sub>	AA
XMC1402-Q040X0032	00014043 07FF00FF 1E071FF7 000F900F 00000D00 00001000 00009000 10204083 <sub>H</sub>	AA
XMC1402-Q040X0064	00014043 07FF00FF 1E071FF7 000F900F 00000D00 00001000 00011000 10204083 <sub>H</sub>	AA
XMC1402-Q040X0128	00014043 07FF00FF 1E071FF7 000F900F 00000D00 00001000 00021000 10204083 <sub>H</sub>	AA
XMC1402-Q040X0200	00014043 07FF00FF 1E071FF7 000F900F 00000D00 00001000 00033000 10204083 <sub>H</sub>	AA
XMC1402-Q048X0032	00014083 07FF00FF 1E071FF7 100F900F 00000D00 00001000 00009000 10204083 <sub>H</sub>	AA

**Table 3 XMC1400 Chip Identification Number (cont'd)**

<b>Derivative</b>	<b>Value</b>	<b>Marking</b>
XMC1403-Q064X0200	00014093 07CF00FF 1E071FF7 00B00000 00000D00 00001000 00033000 10204083 <sub>H</sub>	AA
XMC1404-Q048X0064	00014083 07FF00FF 1E071FF7 30BFF00F 00000D00 00001000 00011000 10204083 <sub>H</sub>	AA
XMC1404-Q048X0128	00014083 07FF00FF 1E071FF7 30BFF00F 00000D00 00001000 00021000 10204083 <sub>H</sub>	AA
XMC1404-Q048X0200	00014083 07FF00FF 1E071FF7 30BFF00F 00000D00 00001000 00033000 10204083 <sub>H</sub>	AA
XMC1404-Q064X0064	00014093 07FF00FF 1E071FF7 30BFF00F 00000D00 00001000 00011000 10204083 <sub>H</sub>	AA
XMC1404-Q064X0128	00014093 07FF00FF 1E071FF7 30BFF00F 00000D00 00001000 00021000 10204083 <sub>H</sub>	AA
XMC1404-Q064X0200	00014093 07FF00FF 1E071FF7 30BFF00F 00000D00 00001000 00033000 10204083 <sub>H</sub>	AA
XMC1404-F064X0064	000140A3 07FF00FF 1E071FF7 30BFF00F 00000D00 00001000 00011000 10204083 <sub>H</sub>	AA
XMC1404-F064X0128	000140A3 07FF00FF 1E071FF7 30BFF00F 00000D00 00001000 00021000 10204083 <sub>H</sub>	AA
XMC1404-F064X0200	000140A3 07FF00FF 1E071FF7 30BFF00F 00000D00 00001000 00033000 10204083 <sub>H</sub>	AA


## General Device Information

## 2.2 Pin Configuration and Definition

The following figures summarize all pins, showing their locations on the different packages.

Top View		
P2.4	1	38
P2.5	2	37
P2.6	3	36
P2.7	4	35
P2.8	5	34
P2.9	6	33
P2.10	7	32
P2.11	8	31
V <sub>SSP</sub> /V <sub>SS</sub>	9	30
V <sub>DDP</sub> /V <sub>DD</sub>	10	29
P1.5	11	28
P1.4	12	27
P1.3	13	26
P1.2	14	25
P1.1	15	24
P1.0	16	23
P0.0	17	22
P0.1	18	21
P0.2	19	20

**Figure 6 XMC1400 PG-TSSOP-38-9 Pin Configuration (top view)**



**Figure 7      XMC1400 PG-VQFN-40-17 Pin Configuration (top view)**

**Table 10      Hardware I/O Controlled Functions**

Function	Outputs	Outputs	Inputs	Inputs	Pull Control	Pull Control	Pull Control	Pull Control
	HWO0	HWO1	HWI0	HWI1	HW0_PD	HW0_PU	HW1_PD	HW1_PU
P4.4	LEDTS2. EXTENDED0		LEDTS2.TSIN0	LEDTS2.TSIN0	Reserved for LEDTS Scheme A: pull-down disabled always	Reserved for LEDTS Scheme A: pull-up enabled and pull-down disabled, and vice versa		
P4.5	LEDTS2. EXTENDED1		LEDTS2.TSIN1	LEDTS2.TSIN1				
P4.6	LEDTS2. EXTENDED2		LEDTS2.TSIN2	LEDTS2.TSIN2				
P4.7	LEDTS2. EXTENDED3		LEDTS2.TSIN3	LEDTS2.TSIN3				
P4.8	LEDTS2. EXTENDED4		LEDTS2.TSIN4	LEDTS2.TSIN4				
P4.9	LEDTS2. EXTENDED5		LEDTS2.TSIN5	LEDTS2.TSIN5				
P4.10	LEDTS2. EXTENDED6		LEDTS2.TSIN6	LEDTS2.TSIN6				
P4.11	LEDTS2. EXTENDED7		LEDTS2.TSIN7	LEDTS2.TSIN7				


### 3.2.3 Out of Range Comparator (ORC) Characteristics

The Out-of-Range Comparator (ORC) triggers on analog input voltages ( $V_{AIN}$ ) above  $V_{DDP}$  on selected input pins (ORCx.AIN) and generates a service request trigger (ORCx.OUT).

*Note: These parameters are not subject to production test, but verified by design and/or characterization.*

**Table 18 Out of Range Comparator (ORC) Characteristics (Operating Conditions apply;  $V_{DDP} = 3.0 \text{ V} - 5.5 \text{ V}$ ;  $C_L = 0.25\text{pF}$ )**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
DC Switching Level	$V_{ODC}$	CC	—	—	180	mV $V_{AIN} \geq V_{DDP} + V_{ODC}$
Hysteresis	$V_{OHYS}$	CC	15	—	54	mV
Always detected Overvoltage Pulse	$t_{OPDD}$	CC	103	—	—	ns $V_{AIN} \geq V_{DDP} + 150 \text{ mV}$
			88	—	—	ns $V_{AIN} \geq V_{DDP} + 350 \text{ mV}$
Never detected Overvoltage Pulse	$t_{OPDN}$	CC	—	—	21	ns $V_{AIN} \geq V_{DDP} + 150 \text{ mV}$
			—	—	11	ns $V_{AIN} \geq V_{DDP} + 350 \text{ mV}$
Detection Delay	$t_{ODD}$	CC	39	—	132	ns $V_{AIN} \geq V_{DDP} + 150 \text{ mV}$
			31	—	121	ns $V_{AIN} \geq V_{DDP} + 350 \text{ mV}$
Release Delay	$t_{ORD}$	CC	44	—	240	ns $V_{AIN} \leq V_{DDP}; V_{DDP} = 5 \text{ V}$
			57	—	340	ns $V_{AIN} \leq V_{DDP}; V_{DDP} = 3.3 \text{ V}$
Enable Delay	$t_{OED}$	CC	—	—	300	ns $\text{ORCCTRL.ENORCx} = 1$



**Figure 13 ORCx.OUT Trigger Generation**

**Table 21 OSC\_XTAL Parameters**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Input frequency	$f_{\text{OSC}}$ SR	4	–	48	MHz	Direct Input Mode
		4	–	20	MHz	External Crystal Mode
Oscillator start-up time <sup>1)2)</sup>	$t_{\text{oscS}}$ CC	–	–	10	ms	
Input voltage at XTAL1	$V_{\text{IX}}$ SR	-0.3	–	1.5	V	External Crystal Mode
		-0.3	–	5.5	V	Direct Input Mode
Input amplitude (peak-to-peak) at XTAL1 <sup>2)3)</sup>	$V_{\text{PPX}}$ SR	0.6	–	1.7	V	External Crystal Mode

1)  $t_{\text{oscS}}$  is defined from the moment the oscillator is enabled with SCU\_ANAOSCHPCTRL.MODE until the oscillations reach an amplitude at XTAL1 of  $0.9 * V_{\text{PPX}}$ .

- 2) The external oscillator circuitry must be optimized by the customer and checked for negative resistance and amplitude as recommended and specified by crystal suppliers.
- 3) If the shaper unit is enabled and not bypassed.

### 3.2.7 Power Supply Current

The total power supply current defined below consists of a leakage and a switching component.

Application relevant values are typically lower than those given in the following tables, and depend on the customer's system operating conditions (e.g. thermal connection or used application configurations).

*Note: These parameters are not subject to production test, but verified by design and/or characterization.*

**Table 23 Power Supply parameter table;  $V_{DDP} = 5V$**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ. <sup>1)</sup>	Max.		
Active mode current Peripherals enabled $f_{MCLK} / f_{PCLK}$ in MHz <sup>2)</sup>	$I_{DDPAE}$ CC	–	14.1	20	mA	48 / 96
		–	9.8	–	mA	24 / 48
		–	7.8	–	mA	16 / 32
		–	6.4	–	mA	8 / 16
		–	4.4	–	mA	1 / 1
Active mode current Peripherals disabled $f_{MCLK} / f_{PCLK}$ in MHz <sup>3)</sup>	$I_{DDPAD}$ CC	–	6.2	–	mA	48 / 96
		–	4.6	–	mA	24 / 48
		–	3.6	–	mA	16 / 32
		–	3.1	–	mA	8 / 16
		–	1.8	–	mA	1 / 1
Active mode current Code execution from RAM Flash is powered down $f_{MCLK} / f_{PCLK}$ in MHz	$I_{DDPAR}$ CC	–	9.6	–	mA	48 / 96
Sleep mode current Peripherals clock enabled $f_{MCLK} / f_{PCLK}$ in MHz <sup>4)</sup>	$I_{DDPSE}$ CC	–	11.0	–	mA	48 / 96
		–	7.6	–	mA	24 / 48
		–	6.4	–	mA	16 / 32
		–	5.3	–	mA	8 / 16
		–	4.2	–	mA	1 / 1

**Table 24** provides the active current consumption of some modules operating at 5 V power supply at 25 °C. The typical values shown are used as a reference guide on the current consumption when these modules are enabled.

**Table 24      Typical Active Current parameter table**


Active Current Consumption	Symbol	Limit Values	Unit	Test Condition
		Typ.		
Baseload current	$I_{CPUDDC}$	4.14	mA	Modules including Core, SCU, PORT, memories, ANATOP <sup>1)</sup>
VADC and SHS	$I_{ADCDDC}$	3.73	mA	Set CGATCLR0.VADC to 1 <sup>2)</sup>
USICx	$I_{USIC0DDC}$	1.35	mA	Set CGATCLR0.USIC0 to 1 <sup>3)</sup>
CCU4x	$I_{CCU40DDC}$	0.99	mA	Set CGATCLR0.CCU40 to 1 <sup>4)</sup>
CCU8x	$I_{CCU80DDC}$	1.00	mA	Set CGATCLR0.CCU80 to 1 <sup>5)</sup>
POSIFx	$I_{PIF0DDC}$	1.05	mA	Set CGATCLR0.POSIF0 to 1 <sup>6)</sup>
LEDTSx	$I_{LTSxDDC}$	1.14	mA	Set CGATCLR0.LEDTSx to 1 <sup>7)</sup>
BCCU0	$I_{BCCU0DDC}$	0.29	mA	Set CGATCLR0.BCCU0 to 1 <sup>8)</sup>
MATH	$I_{MATHDDC}$	0.50	mA	Set CGATCLR0.MATH to 1 <sup>9)</sup>
WDT	$I_{WDTDDC}$	0.03	mA	Set CGATCLR0.WDT to 1 <sup>10)</sup>
RTC	$I_{RTCDDC}$	0.01	mA	Set CGATCLR0.RTC to 1 <sup>11)</sup>
MultiCAN	$I_{MCANDDC}$	1.38	mA	Set CGATCLR0.MCAN0 to 1 <sup>12)</sup>

- 1) Baseload current is measured with device running in user mode, MCLK=PCLK=48 MHz, with an endless loop in the flash memory. The clock to the modules stated in CGATSTAT0 are gated.
- 2) Active current is measured with: module enabled, MCLK=48 MHz, running in auto-scan conversion mode
- 3) Active current is measured with: module enabled, each of the 2 USIC channels sending alternate messages at 57.6 kbaud every 200 ms
- 4) Active current is measured with: module enabled, MCLK=PCLK=48 MHz, 1 CCU4 slice for PWM switching at 20kHz with duty cycle varying at 10%-90%, 1 CCU4 slice in capture mode for reading period and duty cycle
- 5) Active current is measured with: module enabled, MCLK=PCLK=48 MHz, 3 CCU8 slices with PWM frequency at 20kHz and a period match interrupt used to toggle duty cycle between 10% and 90%
- 6) Active current is measured with: module enabled, MCLK=48 MHz, PCLK=96 MHz, hall sensor mode
- 7) Active current is measured with: module enabled, MCLK=48 MHz, 1 LED column, 6 LED/TS lines, Pad Scheme A with large pad hysteresis config, time slice duration = 1.048 ms
- 8) Active current is measured with: module enabled, MCLK=48 MHz, PCLK=96MHz, FCLK=0.8 MHz, Normal mode (BCCU clock = FCLK/4), 4 BCCU Channels with packers enabled and 1 Dimming Engine, change color or dim every 1s
- 9) Active current is measured with: module enabled, MCLK=48 MHz, PCLK=96 MHz, tangent calculation in while loop; CORDIC circular rotation, no keep, autostart; 32-by-32 bit signed DIV, autostart, DVS right shift by 11

---

### Electrical Parameter

- 10) Active current is measured with: module enabled, MCLK=48 MHz, time-out mode; WLB = 0, WUB = 0x00008000; WDT serviced every 1 s
- 11) Active current is measured with: module enabled, MCLK=48 MHz, Periodic interrupt enabled
- 12) Active current is measured with: module enabled, MCLK=48 MHz, running at 20 MHz baudrate generator, 1 node activated, 1 transmit and 1 receive object active.



**Figure 19      Logical Structure of the Flash**


### 3.3.4 Serial Wire Debug Port (SW-DP) Timing

The following parameters are applicable for communication through the SW-DP interface.

*Note: These parameters are not subject to production test, but verified by design and/or characterization.*

**Table 29 SWD Interface Timing Parameters**(Operating Conditions apply)

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
SWDCLK high time	$t_1$ SR	50	—	500000	ns	—
SWDCLK low time	$t_2$ SR	50	—	500000	ns	—
SWDIO input setup to SWDCLK rising edge	$t_3$ SR	10	—	—	ns	—
SWDIO input hold after SWDCLK rising edge	$t_4$ SR	10	—	—	ns	—
SWDIO output valid time after SWDCLK rising edge	$t_5$ CC	—	—	68	ns	$C_L = 50 \text{ pF}$
		—	—	62	ns	$C_L = 30 \text{ pF}$
SWDIO output hold time from SWDCLK rising edge	$t_6$ CC	4	—	—	ns	



**Figure 24 SWD Timing**

### 3.3.5 SPD Timing Requirements

The optimum SPD decision time between  $0_B$  and  $1_B$  is  $0.75 \mu s$ . With this value the system has maximum robustness against frequency deviations of the sampling clock on tool and on device side. However it is not always possible to exactly match this value with the given constraints for the sample clock. For instance for a oversampling rate of 4, the sample clock will be 8 MHz and in this case the closest possible effective decision time is 5.5 clock cycles ( $0.69 \mu s$ ).


**Table 30 Optimum Number of Sample Clocks for SPD**

Sample Freq.	Sampling Factor	Sample Clocks $0_B$	Sample Clocks $1_B$	Effective Decision Time <sup>1)</sup>	Remark
8 MHz	4	1 to 5	6 to 12	$0.69 \mu s$	The other closest option ( $0.81 \mu s$ ) for the effective decision time is less robust.


1) Nominal sample frequency period multiplied with  $0.5 + (\max. \text{ number of } 0_B \text{ sample clocks})$

For a balanced distribution of the timing robustness of SPD between tool and device, the timing requirements for the tool are:


- Frequency deviation of the sample clock is  $\pm 5\%$
- Effective decision time is between  $0.69 \mu s$  and  $0.75 \mu s$  (calculated with nominal sample frequency)


**Figure 27 USIC IIS Master Transmitter Timing**
**Table 36 USIC IIS Slave Receiver Timing**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Clock period	$t_6$ SR	$4/f_{MCLK}$	-	-	ns	
Clock HIGH	$t_7$ SR	$0.35 \times t_{6min}$	-	-	ns	
Clock Low	$t_8$ SR	$0.35 \times t_{6min}$	-	-	ns	
Set-up time	$t_9$ SR	$0.3 \times t_{6min}$	-	-	ns	
Hold time	$t_{10}$ SR	15	-	-	ns	


**Figure 28 USIC IIS Slave Receiver Timing**

## 4.2 Package Outlines



**Figure 29 PG-TSSOP-38-9**

[www.infineon.com](http://www.infineon.com)