

Welcome to [E-XFL.COM](http://E-XFL.COM)

## What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

## Applications of "[Embedded - Microcontrollers](#)"

### Details

Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	26
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 12x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	38-TFSOP (0.173", 4.40mm Width)
Supplier Device Package	PG-TSSOP-38-9
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/xmc1402t038x0064aaxuma1">https://www.e-xfl.com/product-detail/infineon-technologies/xmc1402t038x0064aaxuma1</a>

# XMC1400 AA-Step

Microcontroller Series  
for Industrial Applications

XMC1000 Family

ARM<sup>®</sup> Cortex<sup>®</sup>-M0  
32-bit processor core

Data Sheet

V1.3 2016-10

## Features

### CPU subsystem

- 32-bit ARM Cortex-M0 CPU Core
  - 0.84 DMIPS/MHz (Dhrystone 2.1) at 48 MHz
- Nested Vectored Interrupt Controller
- 64 interrupt nodes
- MATH coprocessor
  - 24-bit trigonometric calculation (CORDIC)
  - 32-bit divide operation
- 2x4 channels ERU for event interconnections

### On-Chip Memories

- 8 Kbyte ROM
- 16 Kbyte SRAM (with parity)
- up to 200 Kbyte Flash (with ECC)

### Supply, Reset and Clock

- 1.8 V to 5.5 V supply with power on reset and brownout detector
- On-chip clock monitor
- External crystal oscillator support (32 kHz and 4 to 20 MHz)
- Internal slow and fast oscillators without the need of PLL

### System Control

- Window watchdog
- Real time clock module
- Pseudo random number generator

### Communication Peripherals

- Four USIC channels, usable as
  - UART (up to 12 Mb/s)
  - single-SPI (up to 12 Mb/s)
  - double-SPI (up to 2 × 12 Mb/s)
  - quad-SPI (up to 4 × 12 Mb/s)
  - IIC (up to 400 kb/s)
  - IIS (up to 12 Mb/s)
  - LIN interfaces (20kb/s)
- LEDTS in Human-Machine interface
  - up to 24 touch pads
  - drive up to 144 LEDs
- MultiCAN+, Full-CAN/Basic-CAN with 2 nodes, 32 message objects (up to 1 MBaud)

### Analog Frontend Peripherals

- A/D Converters (up to 12 analog inputs)
  - 2 sample and hold stages
  - fast 12-bit ADC (up to 1.1 MS/s), adjustable gain
  - 0 V to 5.5 V input range
- Up to 8 channels out of range comparators
- Up to 4 fast analog comparators
- Temperature Sensor

### Industrial Control Peripherals

- 2x4 16-bit 96 MHz CCU4 timers for signal monitoring and PWM
- 2x4 16-bit 96 MHz CCU8 timers for complex PWM, complementary high/low side switches and multi phase control
- 2x POSIF for hall and quadrature encoders, motor positioning
- 9 channel BCCU (brightness and color control) for LED lighting applications

### Up to 56 Input/Output Ports

- 1.8 V to 5.5 V capable
- up to 8 high current pads (50 mA sink)

### On-Chip Debug Support

- 4 breakpoints, 2 watchpoints
- ARM serial wire debug, single-pin debug interfaces

### Programming Support

- Single-pin bootloader
- Secure bootstrap loader SBSL (optional)

### Packages

- TSSOP-38 (9.7 × 6.4 mm<sup>2</sup>)
- VQFN-40/48/64 (5×5/7×7/8×8 mm<sup>2</sup>)
- LQFP-64 (12 × 12 mm<sup>2</sup>)

### Tools

- Free DAVE™ toolchain with low level drivers and apps

## 1.4 Chip Identification Number

The Chip Identification Number allows software to identify the marking. It is an 8 words value with the most significant 7 words stored in Flash configuration sector 0 (CS0) at address location : 1000 0F00<sub>H</sub> (MSB) - 1000 0F1B<sub>H</sub> (LSB). The least significant word and most significant word of the Chip Identification Number are the value of registers DBGROMID and IDCHIP, respectively.

**Table 3 XMC1400 Chip Identification Number**


Derivative	Value	Marking
XMC1401-Q048F0064	00014082 07CF00FF 1E071FF7 20006000 00000D00 00001000 00011000 10204083 <sub>H</sub>	AA
XMC1401-Q048F0128	00014082 07CF00FF 1E071FF7 20006000 00000D00 00001000 00021000 10204083 <sub>H</sub>	AA
XMC1401-F064F0064	000140A2 07CF00FF 1E071FF7 20006000 00000D00 00001000 00011000 10204083 <sub>H</sub>	AA
XMC1401-F064F0128	000140A2 07CF00FF 1E071FF7 20006000 00000D00 00001000 00021000 10204083 <sub>H</sub>	AA
XMC1402-T038X0032	00014013 07FF00FF 1E071FF7 000F900F 00000D00 00001000 00009000 10204083 <sub>H</sub>	AA
XMC1402-T038X0064	00014013 07FF00FF 1E071FF7 000F900F 00000D00 00001000 00011000 10204083 <sub>H</sub>	AA
XMC1402-T038X0128	00014013 07FF00FF 1E071FF7 000F900F 00000D00 00001000 00021000 10204083 <sub>H</sub>	AA
XMC1402-T038X0200	00014013 07FF00FF 1E071FF7 000F900F 00000D00 00001000 00033000 10204083 <sub>H</sub>	AA
XMC1402-Q040X0032	00014043 07FF00FF 1E071FF7 000F900F 00000D00 00001000 00009000 10204083 <sub>H</sub>	AA
XMC1402-Q040X0064	00014043 07FF00FF 1E071FF7 000F900F 00000D00 00001000 00011000 10204083 <sub>H</sub>	AA
XMC1402-Q040X0128	00014043 07FF00FF 1E071FF7 000F900F 00000D00 00001000 00021000 10204083 <sub>H</sub>	AA
XMC1402-Q040X0200	00014043 07FF00FF 1E071FF7 000F900F 00000D00 00001000 00033000 10204083 <sub>H</sub>	AA
XMC1402-Q048X0032	00014083 07FF00FF 1E071FF7 100F900F 00000D00 00001000 00009000 10204083 <sub>H</sub>	AA

### 2.2.3 Port I/O Function Description

The following general building block is used to describe the I/O functions of each PORT pin:

**Table 7 Port I/O Function Description**

Function	Outputs		Inputs	
	ALT1	ALTn	Input	Input
P0.0		MODA.OUT	MODC.INA	
Pn.y	MODA.OUT		MODA.INA	MODC.INB



**Figure 10 Simplified Port Structure**

$Pn.y$  is the port pin name, defining the control and data bits/registers associated with it. As GPIO, the port is under software control. Its input value is read via  $Pn\_IN.y$ ,  $Pn\_OUT$  defines the output value.

Up to nine alternate output functions (ALT1 to ALT9) can be mapped to a single port pin, selected by  $Pn\_IOCR.PC$ . The output value is directly driven by the respective module, with the pin characteristics controlled by the port registers (within the limits of the connected pad).

The port pin input can be connected to multiple peripherals. Most peripherals have an input multiplexer to select between different possible input sources.

The input path is also active while the pin is configured as output. This allows to feedback an output to on-chip resources without wasting an additional external pin.

Please refer to the [Port I/O Functions](#) table for the complete Port I/O function mapping.

### 2.2.4 Hardware Controlled I/O Function Description

The following general building block is used to describe the hardware I/O and pull control functions of each PORT pin:

**Table 8 Hardware Controlled I/O Function Description**

Function	Outputs	Inputs	Pull Control	
	HWO0	HWI0	HW0_PD	HW0_PU
P0.0	MODB.OUT	MODB.INA		
Pn.y			MODC.OUT	MODC.OUT

By Pn\_HWSEL, it is possible to select between different hardware “masters” (HWO0/HWI0, HWO1/HWI1). The selected peripheral can take control of the pin(s). Hardware control overrules settings in the respective port pin registers. Additional hardware signals HW0\_PD/HW1\_PD and HW0\_PU/HW1\_PU controlled by the peripherals can be used to control the pull devices of the pin.

Please refer to the [Hardware Controlled I/O Functions](#) table for the complete hardware I/O and pull control function mapping.

## Port I/O Function Table

**Table 9 Port I/O Functions**

Function	Outputs									Inputs											
	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	ALT8	ALT9	Input	Input	Input	Input	Input	Input	Input	Input	Input	Input		
P0.0	ERU0.P DOUT0	LEDS0 .LINE7	ERU0.G OUT0	CCU40. OUT0	CCU80. OUT00	USIC0_ CH0.SE LO0	USIC0_ CH1.SE LO0	CCU81. OUT00	USIC1_ CH1.DO UT0		BCCU0. TRAPIN B	CCU40.I NOAC					USIC1_ CH1.DX 0A	USIC0_ CH0.D X2A	USIC0_ CH1.DX 2A		
P0.1	ERU0.P DOUT1	LEDS0 .LINE6	ERU0.G OUT1	CCU40. OUT1	CCU80. OUT01	BCCU0. OUT8	SCU.VD ROP	USIC1_ CH1.SC LKOUT	USIC1_ CH1.DO UT0			CCU40.I N1AC					USIC1_ CH1.DX 0B	USIC1_ CH1.D X1A			
P0.2	ERU0.P DOUT2	LEDS0 .LINE5	ERU0.G OUT2	CCU40. OUT2	CCU80. OUT02	VADC0. EMUX02	CCU80. OUT10	USIC1_ CH0.SC LKOUT	USIC1_ CH0.DO UT0			CCU40.I N2AC					USIC1_ CH0.DX 0A	USIC1_ CH0.D X1A			
P0.3	ERU0.P DOUT3	LEDS0 .LINE4	ERU0.G OUT3	CCU40. OUT3	CCU80. OUT03	VADC0. EMUX01	CCU80. OUT11	USIC1_ CH1.SC LKOUT	USIC1_ CH0.DO UT0			CCU40.I N3AC					USIC1_ CH0.DX 0B				
P0.4	BCCU0. OUT0	LEDS0 .LINE3	LEDS0 .COL3	CCU40. OUT1	CCU80. OUT13	VADC0. EMUX00	WWDT. SERVIC E_OUT	USIC1_ CH1.SE LO0	CAN.N0 _TXD			CCU41.I N0AB	CCU80.I N0AB							CAN.N0 _RXDA	
P0.5	BCCU0. OUT1	LEDS0 .LINE2	LEDS0 .COL2	CCU40. OUT0	CCU80. OUT12	ACMP2. OUT	CCU80. OUT01	VADC0. EMUX10	CAN.N0 _TXD			CCU41.I N1AB	CCU80.I N1AB							CAN.N0 _RXDB	
P0.6	BCCU0. OUT2	LEDS0 .LINE1	LEDS0 .COL1	CCU40. OUT0	CCU80. OUT11	USIC0_ CH1.MC LKOUT	USIC0_ CH1.DO UT0	VADC0. EMUX11	CCU41. OUT0		CCU40.I N0AB	CCU41.I N2AB					USIC0_ CH1.DX 0C				
P0.7	BCCU0. OUT3	LEDS0 .LINE0	LEDS0 .COL0	CCU40. OUT1	CCU80. OUT10	USIC0_ CH0.SC LKOUT	USIC0_ CH1.DO UT0	VADC0. EMUX12	CCU41. OUT1		CCU40.I N1AB	CCU41.I N3AB					USIC0_ CH0.D X1C	USIC0_ CH1.DX 0D	USIC0_ CH1.DX 1C		
P0.8/ RTC_XTAL1	BCCU0. OUT4	LEDS1 .LINE0	LEDS0 .COLA	CCU40. OUT20	CCU80. OUT20	USIC0_ CH0.SC LKOUT	USIC0_ CH1.SC LKOUT	CCU81. OUT20	CCU41. OUT2		CCU40.I N2AB						USIC0_ CH0.D X1B	USIC0_ CH1.DX 1B			
P0.9/ RTC_XTAL2	BCCU0. OUT5	LEDS1 .LINE1	LEDS0 .COL6	CCU40. OUT3	CCU80. OUT21	USIC0_ CH0.SE LO0	USIC0_ CH1.SE LO0	CCU81. OUT21	CCU41. OUT3		CCU40.I N3AB						USIC0_ CH0.D X2B	USIC0_ CH1.DX 2B			
P0.10/ XTAL1	BCCU0. OUT6	LEDS1 .LINE2	LEDS0 .COL5	ACMP0. OUT	CCU80. OUT22	USIC0_ CH0.SE LO1	USIC0_ CH1.SE LO1	CCU81. OUT22			CCU80.I N2AB	CCU81.I N2AB					USIC0_ CH0.D X2C	USIC0_ CH1.DX 2C			
P0.11/ XTAL2	BCCU0. OUT7	LEDS1 .LINE3	LEDS0 .COL4	USIC0_ CH0.MC LKOUT	CCU80. OUT23	USIC0_ CH0.SE LO2	USIC0_ CH1.SE LO2	CCU81. OUT23									USIC0_ CH0.D X2D	USIC0_ CH1.DX 2D			
P0.12	BCCU0. OUT6	LEDS1 .LINE4	LEDS0 .COL3	LEDTS1 .COL3	CCU80. OUT33	USIC0_ CH0.SE LO3	CCU80. OUT20		CAN.N1 _TXD	BCCU0. TRAPIN A	CCU40.I N0AA	CCU40.I N1AA	CCU40.I N2AA	CCU81.I N0AU	CCU40.I N3AA	CCU80.I N0AA	USIC0_ CH0.D X2E	CCU80.I N1AA	CCU80.I N2AA	CAN.N1 _RXDA	CCU80.I N3AA

**Table 9 Port I/O Functions (cont'd)**

Function	Outputs									Inputs											
	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	ALT8	ALT9	Input	Input	Input	Input	Input	Input	Input	Input	Input	Input		
P0.13	WWDT. SERVIC E_OUT	LEDTS1 LINE5	LEDTS0 .COL2	LEDTS1 .COL2	CCU80. OUT32	USIC0. CH0.SE LO4	CCU80. OUT21		CAN.N1 _TXD				CCU80.1 N3AB	CCU81.1 N1AU	POSIF0. IN0B		USIC0. CH0.D X2F			CAN.N1 _RXDB	
P0.14	BCCU0. OUT7	LEDTS1 LINE6	LEDTS0 .COL1	LEDTS1 .COL1	CCU80. OUT31	USIC0. CH0.DO UTO	USIC0. CH0.SC LKOUT		CAN.N0 _TXD				CCU81.1 N2AU	POSIF0. IN1B	USIC0. CH0.DX 0A	USIC0. CH0.D X1A	USIC1_ CH1.DX 5B			CAN.N0 _RXDC	
P0.15	BCCU0. OUT8	LEDTS1 LINE7	LEDTS0 .COL0	LEDTS1 .COL0	CCU80. OUT30	USIC0. CH0.DO UTO	USIC0. CH1.MC LKOUT		CAN.N0 _TXD				CCU81.1 N3AU	POSIF0. IN2B	USIC0. CH0.DX 0B		USIC1_ CH1.DX 3B	USIC1_ CH1.DX 4B		CAN.N0 _RXDD	
P1.0	BCCU0. OUT0	CCU40. OUT0	LEDTS0 .COL0	LEDTS1 .COLA	CCU80. OUT00	ACMP1. OUT	USIC0. CH0.DO UTO	CCU81. OUT00	CAN.N0 _TXD					POSIF0. IN2A	USIC0_ CH0.DX 0C					CAN.N0 _RXDG	
P1.1	ERU1.P DOUT1	CCU40. OUT1	LEDTS0 .COL1	LEDTS1 .COL0	CCU80. OUT01	USIC0. CH0.DO UTO	USIC0. CH1.SE LO0	CCU81. OUT01	CAN.N0 _TXD					POSIF0. IN1A	USIC0_ CH0.DX 0D	USIC0_ CH0.D X1D			USIC0. CH1.DX 2E	CAN.N0 _RXDH	
P1.2	ERU1.P DOUT2	CCU40. OUT2	LEDTS0 .COL2	LEDTS1 .COL1	CCU80. OUT10	ACMP2. OUT	USIC0. CH1.DO UTO	CCU81. OUT10	CAN.N1 _TXD					POSIF0. IN0A			USIC0_ CH1.DX 0B			CAN.N1 _RXDG	
P1.3	ERU1.P DOUT3	CCU40. OUT3	LEDTS0 .COL3	LEDTS1 .COL2	CCU80. OUT11	USIC0. CH1.SC LKOUT	USIC0_ CH1.DO UTO	CCU81. OUT11	CAN.N1 _TXD								USIC0_ CH1.DX 0A	USIC0_ CH1.DX 1A		CAN.N1 _RXDH	
P1.4	ERU1.P DOUT0	USIC0. CH1.SC LKOUT	LEDTS0 .COL4	LEDTS1 .COL3	CCU80. OUT20	USIC0. CH0.SE LO0	USIC0. CH1.SE LO1	CCU81. OUT20	CCU41. OUT0						USIC0_ CH0.DX 5E			USIC0_ CH1.DX 5E			
P1.5	ERU1.P DOUT1	USIC0. CH0.DO UTO	LEDTS0 COLA	BCCU0. OUT1	CCU80. OUT21	USIC0. CH0.SE LO1	USIC0_ CH1.SE LO2	CCU81. OUT21	CCU41. OUT1									USIC0_ CH1.DX 5F			
P1.6	ERU1.P DOUT2	USIC0. CH1.DO UTO	LEDTS0 COL5	USIC0_ CH0.SC LKOUT	BCCU0. OUT2	USIC0. CH0.SE LO2	USIC0_ CH1.SE LO3	CCU81. OUT30	CCU41. OUT2					POSIF1. IN2A	USIC0_ CH0.DX 5F						
P1.7	BCCU0. OUT8	CCU40. OUT3	LEDTS0 COL6	LEDTS1 COL4		ACMP3. OUT	ERU1.P DOUT3	CCU81. OUT31	CCU41. OUT3					POSIF1. IN1A	USIC1_ CH0.DX 5B				USIC1_ CH1.DX 2C		
P1.8	BCCU0. OUT0	CCU40. OUT0	USIC1. CH1.SC LKOUT	VADC0. EMUX02		ACMP1. OUT	ERU1.P DOUT0	CCU81. OUT32						POSIF1. IN0A	USIC1_ CH0.DX 3B	USIC1_ CH0.D X4B			USIC1_ CH1.DX 1C		
P2.0	ERU0.P DOUT3	CCU40. OUT0	ERU0.G OUT3	LEDTS1 .COL5	CCU80. OUT20	USIC0. CH0.DO UTO	USIC0_ CH0.SC LKOUT	CCU81. OUT20	CAN.N0 _TXD		VADC0. G0CH5				USIC0_ CH0.DX 0E	USIC0_ CH0.D X1E			USIC0_ CH1.DX 2F	CAN.N0 _RXDE	ERU0.0 B0
P2.1	ERU0.P DOUT2	CCU40. OUT1	ERU0.G OUT2	LEDTS1 .COL6	CCU80. OUT21	USIC0. CH0.DO UTO	USIC0_ CH1.SC LKOUT	CCU81. OUT21	CAN.N0 _TXD	ACMP2.1 NP	VADC0. G0CH6				USIC0_ CH0.DX 0F			USIC0_ CH1.DX 3A	USIC0_ CH1.DX 4A	CAN.N0 _RXDF	ERU0.1 B0

**Table 9 Port I/O Functions (cont'd)**

Function	Outputs									Inputs												
	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	ALT8	ALT9	Input	Input	Input	Input	Input	Input	Input	Input	Input	Input	Input	Input	
P4.10		LEDTS2 .LINE6	LEDTS2 .COL1	LEDTS1 .COL1	CCU80. OUT00	CCU40. OUT2	USIC1_ CH0.SE LO3	CCU81. OUT32	CCU81. OUT00	BCCU0. TRAPIN D	CCU40.1 N2AV	CCU41.1 N2BA		CCU81.1 N3AB			USIC1_ CH0.D X2D	USIC1_ CH1.DX 5A				
P4.11		LEDTS2 .LINE7	LEDTS2 .COL0	LEDTS1 .COL0	CCU80. OUT01	CCU40. OUT3	USIC1_ CH0.SE LO4	CCU81. OUT33	CCU81. OUT01		CCU40.1 N3AV	CCU41.1 N3BA					USIC1_ CH0.D X2E	USIC1_ CH1.DX 3A	USIC1_ CH1.DX 4A			




Figure 11 Input Overload Current via ESD structures

Table 13 and Table 14 list input voltages that can be reached under overload conditions. Note that the absolute maximum input voltages as defined in the **Absolute Maximum Ratings** must not be exceeded during overload.

Table 13 PN-Junction Characteristics for positive Overload

Pad Type	$I_{OV} = 5 \text{ mA}$
Standard, High-current, AN/DIG_IN	$V_{IN} = V_{DDP} + 0.5 \text{ V}$ $V_{AIN} = V_{DDP} + 0.5 \text{ V}$ $V_{AREF} = V_{DDP} + 0.5 \text{ V}$
P2.[1,2,6:9,11]	$V_{INP2} = V_{DDP} + 0.3 \text{ V}$

Table 14 PN-Junction Characteristics for negative Overload

Pad Type	$I_{OV} = 5 \text{ mA}$
Standard, High-current, AN/DIG_IN	$V_{IN} = V_{SS} - 0.5 \text{ V}$ $V_{AIN} = V_{SS} - 0.5 \text{ V}$ $V_{AREF} = V_{SS} - 0.5 \text{ V}$
P2.[1,2,6:9,11]	$V_{INP2} = V_{SS} - 0.3 \text{ V}$



**Table 22 RTC\_XTAL Parameters**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Input frequency	$f_{OSC}$ SR	–	32.768	–	kHz	
Oscillator start-up time <sup>1)2)</sup>	$t_{OSCS}$ CC	–	–	5	s	
Input voltage at RTC_XTAL1	$V_{IX}$ SR	-0.3	–	1.5	V	
Input amplitude (peak-to-peak) at RTC_XTAL1 <sup>2)3)</sup>	$V_{PPX}$ SR	0.2	–	1.2	V	

1)  $t_{OSCS}$  is defined from the moment the oscillator is enabled by the user with SCU\_ANAOSCLPCTRL.MODE until the oscillations reach an amplitude at RTC\_XTAL1 of  $0.9 * V_{PPX}$ .

2) The external oscillator circuitry must be optimized by the customer and checked for negative resistance and amplitude as recommended and specified by crystal suppliers.

3) If the shaper unit is enabled and not bypassed.

### 3.2.7 Power Supply Current

The total power supply current defined below consists of a leakage and a switching component.

Application relevant values are typically lower than those given in the following tables, and depend on the customer's system operating conditions (e.g. thermal connection or used application configurations).

*Note: These parameters are not subject to production test, but verified by design and/or characterization.*

**Table 23 Power Supply parameter table;  $V_{DDP} = 5V$**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ. <sup>1)</sup>	Max.		
Active mode current Peripherals enabled $f_{MCLK} / f_{PCLK}$ in MHz <sup>2)</sup>	$I_{DDPAE}$ CC	–	14.1	20	mA	48 / 96
		–	9.8	–	mA	24 / 48
		–	7.8	–	mA	16 / 32
		–	6.4	–	mA	8 / 16
		–	4.4	–	mA	1 / 1
Active mode current Peripherals disabled $f_{MCLK} / f_{PCLK}$ in MHz <sup>3)</sup>	$I_{DDPAD}$ CC	–	6.2	–	mA	48 / 96
		–	4.6	–	mA	24 / 48
		–	3.6	–	mA	16 / 32
		–	3.1	–	mA	8 / 16
		–	1.8	–	mA	1 / 1
Active mode current Code execution from RAM Flash is powered down $f_{MCLK} / f_{PCLK}$ in MHz	$I_{DDPAR}$ CC	–	9.6	–	mA	48 / 96
Sleep mode current Peripherals clock enabled $f_{MCLK} / f_{PCLK}$ in MHz <sup>4)</sup>	$I_{DDPSE}$ CC	–	11.0	–	mA	48 / 96
		–	7.6	–	mA	24 / 48
		–	6.4	–	mA	16 / 32
		–	5.3	–	mA	8 / 16
		–	4.2	–	mA	1 / 1

**Table 23 Power Supply parameter table;  $V_{DDP} = 5V$** 

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ. <sup>1)</sup>	Max.		
Sleep mode current Peripherals clock disabled Flash active $f_{MCLK} / f_{PCLK}$ in MHz <sup>5)</sup>	$I_{DDPSD}$ CC	–	2.8	–	mA	48 / 96
		–	2.2	–	mA	24 / 48
		–	2.0	–	mA	16 / 32
		–	1.9	–	mA	8 / 16
		–	1.7	–	mA	1 / 1
Sleep mode current Peripherals clock disabled Flash powered down $f_{MCLK} / f_{PCLK}$ in MHz <sup>6)</sup>	$I_{DDPSR}$ CC	–	2.2	–	mA	48 / 96
		–	1.7	–	mA	24 / 48
		–	1.4	–	mA	16 / 32
		–	1.2	–	mA	8 / 16
		–	1.1	–	mA	1 / 1
Deep Sleep mode current <sup>7)</sup>	$I_{DDPDS}$ CC	–	0.27	–	mA	
Wake-up time from Sleep to Active mode <sup>8)</sup>	$t_{SSA}$ CC	–	6	–	cycles	
Wake-up time from Deep Sleep to Active mode <sup>9)</sup>	$t_{DSA}$ CC	–	290	–	μsec	

1) The typical values are measured at  $T_A = +25\text{ °C}$  and  $V_{DDP} = 5V$ .

2) CPU and all peripherals clock enabled, Flash is in active mode.

3) CPU enabled, all peripherals clock disabled, Flash is in active mode.

4) CPU in sleep, all peripherals clock enabled and Flash is in active mode.

5) CPU in sleep, Flash is in active mode.


6) CPU in sleep, Flash is powered down and code executed from RAM after wake-up.

7) CPU in sleep, peripherals clock disabled, Flash is powered down and code executed from RAM after wake-up.

8) CPU in sleep, Flash is in active mode during sleep mode.

9) CPU in sleep, Flash is in powered down mode during deep sleep mode.

**Figure 18** shows typical graphs for sleep mode current for  $V_{DDP} = 5\text{ V}$ ,  $V_{DDP} = 3.3\text{ V}$ ,  $V_{DDP} = 1.8\text{ V}$  across different clock frequencies.



**Figure 18 Sleep mode, peripherals clocks disabled, Flash powered down:  
Supply current  $I_{DDPSD}$  over supply voltage  $V_{DDP}$  for different clock frequencies**

### 3.3.2 Power-Up and Supply Threshold Characteristics

**Table 26** provides the characteristics of the supply threshold in XMC1400.


The guard band between the lowest valid operating voltage and the brownout reset threshold provides a margin for noise immunity and hysteresis. The electrical parameters may be violated while  $V_{DDP}$  is outside its operating range.

The brownout detection triggers a reset within the defined range. The prewarning detection can be used to trigger an early warning and issue corrective and/or fail-safe actions in case of a critical supply voltage drop.

*Note: These parameters are not subject to production test, but verified by design and/or characterization.*

**Table 26 Power-Up and Supply Threshold Parameters (Operating Conditions apply)**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
$V_{DDP}$ ramp-up time	$t_{RAMPUP}$ SR	$V_{DDP}/S_{VDDPrise}$	–	$10^7$	$\mu s$	
$V_{DDP}$ slew rate	$S_{VDDPOP}$ SR	0	–	0.1	$V/\mu s$	Slope during normal operation
	$S_{VDDP10}$ SR	0	–	10	$V/\mu s$	Slope during fast transient within +/- 10% of $V_{DDP}$
	$S_{VDDPrise}$ SR	0	–	10	$V/\mu s$	Slope during power-on or restart after brownout event
	$S_{VDDPfall}^{1)}$ SR	0	–	0.25	$V/\mu s$	Slope during supply falling out of the +/- 10% limits <sup>2)</sup>
$V_{DDP}$ prewarning voltage	$V_{DDPPW}$ CC	2.1	2.25	2.4	V	ANAVDEL.VDEL_SELECT = 00 <sub>B</sub>
		2.85	3	3.15	V	ANAVDEL.VDEL_SELECT = 01 <sub>B</sub>
		4.2	4.4	4.6	V	ANAVDEL.VDEL_SELECT = 10 <sub>B</sub>



**Figure 26 USIC IIC Timing**

### 3.3.6.3 Inter-IC Sound (IIS) Interface Timing

The following parameters are applicable for a USIC channel operated in IIS mode.

*Note: Operating Conditions apply.*

**Table 35 USIC IIS Master Transmitter Timing**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Clock period	$t_1$ CC	$4/f_{MCLK}$	-	-	ns	
Clock HIGH	$t_2$ CC	$0.35 \times t_{1min}$	-	-	ns	
Clock Low	$t_3$ CC	$0.35 \times t_{1min}$	-	-	ns	
Hold time	$t_4$ CC	0	-	-	ns	
Clock rise time	$t_5$ CC	-	-	$0.15 \times t_{1min}$	ns	

## 4 Package and Reliability

The XMC1400 is a member of the XMC1000 Family of microcontrollers. It is also compatible to a certain extent with members of similar families or subfamilies.

Each package is optimized for the device it houses. Therefore, there may be slight differences between packages of the same pin-count but for different device types. In particular, the size of the exposed die pad may vary.

If different device types are considered or planned for an application, it must be ensured that the board layout fits all packages under consideration.

### 4.1 Package Parameters

**Table 37** provides the thermal characteristics of the packages used in XMC1400.

**Table 37 Thermal Characteristics of the Packages**

Parameter	Symbol	Limit Values		Unit	Package Types
		Min.	Max.		
Exposed Die Pad Dimensions	Ex × Ey CC	-	3.7 × 3.7	mm	PG-VQFN-40-17
		-	4.2 × 4.2	mm	PG-VQFN-48-73
		-	4.6 × 4.6	mm	PG-VQFN-64-6
Thermal resistance Junction-Ambient	$R_{\Theta JA}$ CC	-	86.0	K/W	PG-TSSOP-38-9 <sup>1)</sup>
		-	45.3	K/W	PG-VQFN-40-17 <sup>1)</sup>
		-	44.9	K/W	PG-VQFN-48-73 <sup>1)</sup>
		-	66.7	K/W	PG-LQFP-64-26 <sup>1)</sup>
		-	44.7	K/W	PG-VQFN-64-6 <sup>1)</sup>

1) Device mounted on a 4-layer JEDEC board (JESD 51-5); exposed pad soldered.

*Note: For electrical reasons, it is required to connect the exposed pad to the board ground  $V_{SSP}$ , independent of EMC and thermal requirements.*

#### 4.1.1 Thermal Considerations

When operating the XMC1400 in a system, the total heat generated in the chip must be dissipated to the ambient environment to prevent overheating and the resulting thermal damage.

The maximum heat that can be dissipated depends on the package and its integration into the target board. The “Thermal resistance  $R_{\Theta JA}$ ” quantifies these parameters. The power dissipation must be limited so that the average junction temperature does not exceed 115 °C.

**Package and Reliability**

The difference between junction temperature and ambient temperature is determined by

$$\Delta T = (P_{\text{INT}} + P_{\text{IOSTAT}} + P_{\text{IODYN}}) \times R_{\Theta JA}$$

The internal power consumption is defined as

$$P_{\text{INT}} = V_{\text{DDP}} \times I_{\text{DDP}} \text{ (switching current and leakage current).}$$


The static external power consumption caused by the output drivers is defined as

$$P_{\text{IOSTAT}} = \Sigma((V_{\text{DDP}} - V_{\text{OH}}) \times I_{\text{OH}}) + \Sigma(V_{\text{OL}} \times I_{\text{OL}})$$

The dynamic external power consumption caused by the output drivers ( $P_{\text{IODYN}}$ ) depends on the capacitive load connected to the respective pins and their switching frequencies.

If the total power dissipation for a given system configuration exceeds the defined limit, countermeasures must be taken to ensure proper system operation:

- Reduce  $V_{\text{DDP}}$ , if possible in the system
- Reduce the system frequency
- Reduce the number of output pins
- Reduce the load on active output drivers



**Figure 33 PG-VQFN-64-6**

All dimensions in mm.

## 5 Quality Declaration

**Table 38** shows the characteristics of the quality parameters in the XMC1400.

**Table 38 Quality Parameters**

Parameter	Symbol	Limit Values		Unit	Notes
		Min.	Max.		
ESD susceptibility according to Human Body Model (HBM)	$V_{HBM}$ SR	-	2000	V	Conforming to EIA/JESD22-A114-B
ESD susceptibility according to Charged Device Model (CDM) pins	$V_{CDM}$ SR	-	500	V	Conforming to JESD22-C101-C
Moisture sensitivity level	$MSL$ CC	-	3	-	JEDEC J-STD-020D
Soldering temperature	$T_{SDR}$ SR	-	260	°C	Profile according to JEDEC J-STD-020D

[www.infineon.com](http://www.infineon.com)

Published by Infineon Technologies AG