Welcome to [E-XFL.COM](#)**What is "Embedded - Microcontrollers"?**

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

**Applications of "Embedded - Microcontrollers"****Details**

Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	CANbus, I²C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, I²S, POR, PWM, WDT
Number of I/O	34
Program Memory Size	200KB (200K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 12x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	48-VFQFN Exposed Pad
Supplier Device Package	PG-VQFN-48-73
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/xmc1403q048x0200aaxuma1">https://www.e-xfl.com/product-detail/infineon-technologies/xmc1403q048x0200aaxuma1</a>

## Trademarks

C166™, TriCore™, XMC™ and DAVE™ are trademarks of Infineon Technologies AG. ARM®, ARM Powered®, Cortex®, Thumb® and AMBA® are registered trademarks of ARM, Limited. CoreSight™, ETM™, Embedded Trace Macrocell™ and Embedded Trace Buffer™ are trademarks of ARM, Limited.

### We Listen to Your Comments

Is there any information in this document that you feel is wrong, unclear or missing? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to:

[mcdocu.comments@infineon.com](mailto:mcdocu.comments@infineon.com)



## Features

### CPU subsystem

- 32-bit ARM Cortex-M0 CPU Core
  - 0.84 DMIPS/MHz (Dhrystone 2.1) at 48 MHz
- Nested Vectored Interrupt Controller
- 64 interrupt nodes
- MATH coprocessor
  - 24-bit trigonometric calculation (CORDIC)
  - 32-bit divide operation
- 2x4 channels ERU for event interconnections

### On-Chip Memories

- 8 Kbyte ROM
- 16 Kbyte SRAM (with parity)
- up to 200 Kbyte Flash (with ECC)

### Supply, Reset and Clock

- 1.8 V to 5.5 V supply with power on reset and brownout detector
- On-chip clock monitor
- External crystal oscillator support (32 kHz and 4 to 20 MHz)
- Internal slow and fast oscillators without the need of PLL

### System Control

- Window watchdog
- Real time clock module
- Pseudo random number generator

### Communication Peripherals

- Four USIC channels, usable as
  - UART (up to 12 Mb/s)
  - single-SPI (up to 12 Mb/s)
  - double-SPI (up to 2 × 12 Mb/s)
  - quad-SPI (up to 4 × 12 Mb/s)
  - IIC (up to 400 kb/s)
  - IIS (up to 12 Mb/s)
  - LIN interfaces (20kb/s)
- LEDTS in Human-Machine interface
  - up to 24 touch pads
  - drive up to 144 LEDs
- MultiCAN+, Full-CAN/Basic-CAN with 2 nodes, 32 message objects (up to 1 MBaud)

### Analog Frontend Peripherals

- A/D Converters (up to 12 analog inputs)
  - 2 sample and hold stages
  - fast 12-bit ADC (up to 1.1 MS/s), adjustable gain
  - 0 V to 5.5 V input range
- Up to 8 channels out of range comparators
- Up to 4 fast analog comparators
- Temperature Sensor

### Industrial Control Peripherals

- 2x4 16-bit 96 MHz CCU4 timers for signal monitoring and PWM
- 2x4 16-bit 96 MHz CCU8 timers for complex PWM, complementary high/low side switches and multi phase control
- 2x POSIF for hall and quadrature encoders, motor positioning
- 9 channel BCCU (brightness and color control) for LED lighting applications

### Up to 56 Input/Output Ports

- 1.8 V to 5.5 V capable
- up to 8 high current pads (50 mA sink)

### On-Chip Debug Support

- 4 breakpoints, 2 watchpoints
- ARM serial wire debug, single-pin debug interfaces

### Programming Support

- Single-pin bootloader
- Secure bootstrap loader SBSL (optional)

### Packages

- TSSOP-38 (9.7 × 6.4 mm<sup>2</sup>)
- VQFN-40/48/64 (5×5/7×7/8×8 mm<sup>2</sup>)
- LQFP-64 (12 × 12 mm<sup>2</sup>)

### Tools

- Free DAVE™ toolchain with low level drivers and apps

**Table 2 Synopsis of XMC1400 Device Types (cont'd)**

<b>Derivative</b>	<b>Package</b>	<b>Flash Kbytes</b>
XMC1403-Q048X0200	PG-VQFN-48	200
XMC1403-Q064X0064	PG-VQFN-64	64
XMC1403-Q064X0128	PG-VQFN-64	128
XMC1403-Q064X0200	PG-VQFN-64	200
XMC1404-Q048X0064	PG-VQFN-48	64
XMC1404-Q048X0128	PG-VQFN-48	128
XMC1404-Q048X0200	PG-VQFN-48	200
XMC1404-Q064X0064	PG-VQFN-64	64
XMC1404-Q064X0128	PG-VQFN-64	128
XMC1404-Q064X0200	PG-VQFN-64	200
XMC1404-F064X0064	PG-LQFP-64	64
XMC1404-F064X0128	PG-LQFP-64	128
XMC1404-F064X0200	PG-LQFP-64	200

**General Device Information**

### **2.2.1 Package Pin Summary**

The following general building block is used to describe each pin:

**Table 4 Package Pin Mapping Description**

Function	Package A	Package B	...	Pad Type
Px.y	N	N		Pad Class

The table is sorted by the “Function” column, starting with the regular Port pins (Px.y), followed by the supply pins.

The following columns, titled with the supported package variants, lists the package pin number to which the respective function is mapped in that package.

The “Pad Type” indicates the employed pad type:

- STD\_INOUT (standard bi-directional pads)
- STD\_INOUT/AN (standard bi-directional pads with analog input)
- STD\_INOUT/clock (standard bi-directional pads with oscillator function)
- High Current (high current bi-directional pads)
- STD\_IN/AN (standard input pads with analog input)
- Power (power supply)

Details about the pad properties are defined in the Electrical Parameter chapter.

**Table 5 Package Pin Mapping**

Function	LQFP 64, VQFN 64	VQFN 48	VQFN 40	TSSOP 38	Pad Type	Notes
P0.0	41	29	23	17	STD_INOUT	
P0.1	42	30	24	18	STD_INOUT	
P0.2	43	31	25	19	STD_INOUT	
P0.3	44	32	26	20	STD_INOUT	
P0.4	45	33	27	21	STD_INOUT	
P0.5	46	34	28	22	STD_INOUT	
P0.6	47	35	29	23	STD_INOUT	
P0.7	48	36	30	24	STD_INOUT	
P0.8/ RTC_ XTAL1	51	39	33	27	STD_INOUT /clock_IN	

## General Device Information

### 2.2.4 Hardware Controlled I/O Function Description

The following general building block is used to describe the hardware I/O and pull control functions of each PORT pin:

**Table 8      Hardware Controlled I/O Function Description**

Function	Outputs	Inputs	Pull Control	
	HWO0	HWI0	HW0_PD	HW0_PU
P0.0	MODB.OUT	MODB.INA		
Pn.y			MODC.OUT	MODC.OUT

By Pn\_HWSEL, it is possible to select between different hardware “masters” (HWO0/HWI0, HWO1/HWI1). The selected peripheral can take control of the pin(s). Hardware control overrules settings in the respective port pin registers. Additional hardware signals HW0\_PD/HW1\_PD and HW0\_PU/HW1\_PU controlled by the peripherals can be used to control the pull devices of the pin.

Please refer to the [Hardware Controlled I/O Functions](#) table for the complete hardware I/O and pull control function mapping.

## Port I/O Function Table

**Table 9 Port I/O Functions**

Function	Outputs								Inputs												
	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	ALT8	ALT9	Input	Input	Input	Input	Input	Input	Input	Input	Input	Input	Input	
P0.0	ERU0.P DOUT0 .DOUT0 .LINE7	LEDTS0 OUT0	ERU0.G OUT0	CCU40. OUT0	CCU80. OUT0	USIC0_ CH0.SE LO0	USIC0_ CH1.SE LO0	CCU81. OUT00	USIC1_ CH1.DO UT0	BCCU0. TRAPIN B	CCU40.I NOAC						USIC1_ CH1.DX 0A	USIC0_ CH0.D X2A			
P0.1	ERU0.P DOUT1 .DOUT1 .LINE6	LEDTS0 OUT1	ERU0.G OUT1	CCU40. OUT1	CCU80. OUT1	BCCU0. OUT8	SCU.VD ROP	USIC1_ CH1.SC LKOUT	USIC1_ CH1.D0 UT0		CCU40.I N1AC						USIC1_ CH1.DX 0B	USIC1_ CH1.D X1A			
P0.2	ERU0.P DOUT2 .DOUT2 .LINE5	LEDTS0 OUT2	ERU0.G OUT2	CCU40. OUT2	CCU80. OUT02	VADC0. EMUX02	CCU80. OUT10	USIC1_ CH0.SC LKOUT	USIC1_ CH0.DO UT0		CCU40.I N2AC						USIC1_ CH0.DX 0A	USIC1_ CH0.D X1A			
P0.3	ERU0.P DOUT3 .DOUT3 .LINE4	LEDTS0 OUT3	ERU0.G OUT3	CCU40. OUT3	CCU80. OUT03	VADC0. EMUX01	CCU80. OUT11	USIC1_ CH1.SC LKOUT	USIC1_ CH0.DO UT0		CCU40.I N3AC						USIC1_ CH0.DX 0B				
P0.4	BCCU0. OUT0 .DOUT0 .LINE3	LEDTS0 LEDTS0 .COL3	CCU40. OUT1	CCU80. OUT13	VADC0. EMUX00	WWDT. SERVIC_E_ _OUT	USIC1_ CH1.SE LO0	CAN.N0_ TXD			CCU41.I N0AB	CCU80.I N0AB							CAN.N0_ RXDA		
P0.5	BCCU0. OUT1 .DOUT1 .LINE2	LEDTS0 LEDTS0 .COL2	CCU40. OUT0	CCU80. OUT12	ACMP2. OUT	CCU80. OUT01	VADC0. EMUX10	CAN.N0_ TXD			CCU41.I N1AB	CCU80.I N1AB							CAN.N0_ RXDB		
P0.6	BCCU0. OUT2 .DOUT2 .LINE1	LEDTS0 LEDTS0 .COL1	CCU40. OUT0	CCU80. OUT11	USIC0_ CH1.MC LKOUT	USIC0_ CH1.DO UT0	VADC0. EMUX11	CCU41. OUT0			CCU40.I N0AB	CCU41.I N2AB						USIC0_ CH1.DX 0C			
P0.7	BCCU0. OUT3 .DOUT3 .LINE0	LEDTS0 LEDTS0 .COL0	CCU40. OUT1	CCU80. OUT10	USIC0_ CH0.SC LKOUT	USIC0_ CH1.SE LO0	VADC0. EMUX12	CCU41. OUT1			CCU40.I N1AB	CCU41.I N3AB						USIC0_ CH0.D X1C	USIC0_ CH1.DX 0D	USIC0_ CH1.DX 1C	
P0.8/ RTC_XTAL1	BCCU0. OUT4 .DOUT4 .LINE0	LEDTS1 LEDTS0 .COLA	CCU40. OUT2	CCU80. OUT20	USIC0_ CH0.SC LKOUT	USIC0_ CH1.SC LKOUT	CCU81. OUT20	CCU41. OUT2			CCU40.I N2AB						USIC0_ CH0.D X1B	USIC0_ CH1.DX 1B			
P0.9/ RTC_XTAL2	BCCU0. OUT15 .DOUT15 .LINE1	LEDTS1 LEDTS0 .COL6	CCU40. OUT3	CCU80. OUT21	USIC0_ CH0.SE LO0	USIC0_ CH1.SE LO0	CCU81. OUT21	CCU41. OUT3			CCU40.I N3AB						USIC0_ CH0.D X2B	USIC0_ CH1.DX 2B			
P0.10/ XTAL1	BCCU0. OUT6 .DOUT6 .LINE2	LEDTS1 LEDTS0 .COL5	ACMP0. OUT	CCU80. OUT22	USIC0_ CH0.SE LO1	USIC0_ CH1.SE LO1	CCU81. OUT22					CCU80.I N2AB	CCU81.I N2AB				USIC0_ CH0.D X2C	USIC0_ CH1.DX 2C			
P0.11/ XTAL2	BCCU0. OUT7 .DOUT7 .LINE3	LEDTS1 LEDTS0 .COL4	USIC0_ CH0.MC LKOUT	CCU80. OUT23	USIC0_ CH0.SE LO2	USIC0_ CH1.SE LO2	CCU81. OUT23									USIC0_ CH0.D X2D	USIC0_ CH1.DX 2D				
P0.12	BCCU0. OUT6 .DOUT6 .LINE4	LEDTS1 LEDTS0 .COL3	LEDTS1 LEDTS0 .COL3	CCU80. OUT33	USIC0_ CH0.SE LO3	CCU80. OUT20		CAN.N1_ TXD	BCCU0. TRAPIN A	CCU40.I NOAA	CCU40.I N1AA	CCU40.I N2AA	CCU40.I N0AU	CCU81.I N3AA	CCU40.I N0AA	CCU80.I N1AA	CCU80.I N2AA	CAN.N1_ RXDA	CCU80.I N3AA		

**Table 9 Port I/O Functions (cont'd)**

Function	Outputs									Inputs										
	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	ALT8	ALT9	Input	Input	Input	Input	Input	Input	Input	Input	Input	Input	
P0.13	WWDT. SERVIC E_OUT	LEDTS1. .LINE5	LEDTS0. .COL2	LEDTS1. .COL2	CCU80. OUT32	USIC0. CH0.SE LO4	CCU80. OUT21		CAN.N1 _TXD				CCU80.I N3AB	CCU81.I N1AU	POSIF0. IN0B	USIC0. CH0.D X2F		CAN.N1 _RXDB		
P0.14	BCCU0. OUT7	LEDTS1. .LINE6	LEDTS0. .COL1	LEDTS1. .COL1	CCU80. OUT31	USIC0. CH0.DO UT0	USIC0. CH0.SC LKOUT		CAN.N0 _TXD				CCU81.I N2AU	POSIF0. IN1B	USIC0. CH0.DX 0A	USIC0. CH0.D X1A	USIC1. CH1.DX 5B	CAN.N0 _RXDC		
P0.15	BCCU0. OUT8	LEDTS1. .LINE7	LEDTS0. .COL0	LEDTS1. .COL0	CCU80. OUT30	USIC0. CH0.DO UT0	USIC0. CH1.MC LKOUT		CAN.N0 _TXD				CCU81.I N3AU	POSIF0. IN2B	USIC0. CH0.DX 0B	USIC1. CH1.DX 3B	USIC1. CH1.DX 4B	CAN.N0 _RXDD		
P1.0	BCCU0. OUT0	CCU40. OUT0	LEDTS0. .COL0	LEDTS1. .COLA	CCU80. OUT00	ACMP1. OUT	USIC0. CH0.DO UT0	CCU81. OUT00	CAN.N0 _TXD				POSIF0. IN2A	USIC0. CH0.DX 0C				CAN.N0 _RXDG		
P1.1	ERU1.P DOUT1	CCU40. OUT1	LEDTS0. .COL1	LEDTS1. .COL0	CCU80. OUT01	USIC0. CH0.DO UT0	USIC0. CH1.SE LO0	CCU81. OUT01	CAN.N0 _TXD				POSIF0. IN1A	USIC0. CH0.DX 0D	USIC0. CH0.D X1D	USIC0. CH1.DX 2E	CAN.N0 _RXDH			
P1.2	ERU1.P DOUT2	CCU40. OUT2	LEDTS0. .COL2	LEDTS1. .COL1	CCU80. OUT10	ACMP2. OUT	USIC0. CH1.DO UT0	CCU81. OUT10	CAN.N1 _TXD				POSIF0. IN0A			USIC0. CH1.DX 0B		CAN.N1 _RXDG		
P1.3	ERU1.P DOUT3	CCU40. OUT3	LEDTS0. .COL3	LEDTS1. .COL2	CCU80. OUT11	USIC0. CH1.SC LKOUT	USIC0. CH1.DO UT0	CCU81. OUT11	CAN.N1 _TXD							USIC0. CH1.DX 0A	USIC0. CH1.DX 1A	CAN.N1 _RXDH		
P1.4	ERU1.P DOUT0	USIC0. CH1.SC LKOUT	LEDTS0. .COL4	LEDTS1. .COL3	CCU80. OUT20	USIC0. CH0.SE LO0	USIC0. CH1.SE LO1	CCU81. OUT20	CCU41. OUT0						USIC0. CH0.DX 5E	USIC0. CH1.DX 5E				
P1.5	ERU1.P DOUT1	USIC0. CH0.DO UT0	LEDTS0. .COLA	BCCU0. OUT1	CCU80. OUT21	USIC0. CH0.SE LO1	USIC0. CH1.SE LO2	CCU81. OUT21	CCU41. OUT1							USIC0. CH1.DX 5F				
P1.6	ERU1.P DOUT2	USIC0. CH1.DO UT0	LEDTS0. .COL5	USIC0. CH0.SC LKOUT	BCCU0. OUT2	USIC0. CH0.SE LO2	USIC0. CH1.SE LO3	CCU81. OUT30	CCU41. OUT2				POSIF1. IN2A	USIC0. CH0.DX 5F						
P1.7	BCCU0. OUT8	CCU40. OUT3	LEDTS0. .COL6	LEDTS1. .COL4		ACMP3. OUT	ERU1.P DOUT3	CCU81. OUT31	CCU41. OUT3				POSIF1. IN1A	USIC1. CH0.DX 5B			USIC1. CH1.DX 2C			
P1.8	BCCU0. OUT0	CCU40. OUT0	USIC1. CH1.SC LKOUT	VADC0. EMUX02		ACMP1. OUT	ERU1.P DOUT0	CCU81. OUT32					POSIF1. IN0A	USIC1. CH0.DX 3B	USIC1. CH0.D X4B	USIC1. CH1.DX 1C				
P2.0	ERU0.P DOUT3	CCU40. OUT0	ERU0.G OUT3	LEDTS1. .COL5	CCU80. OUT20	USIC0. CH0.DO UT0	USIC0. CH0.SC LKOUT	CCU81. OUT20	CAN.N0 _TXD	VADC0. G0CH5					USIC0. CH0.DX 0E	USIC0. CH0.D X1E		USIC0. CH1.DX 2F	CAN.N0 _RXDE	ERU0.0 B0
P2.1	ERU0.P DOUT2	CCU40. OUT1	ERU0.G OUT2	LEDTS1. .COL6	CCU80. OUT21	USIC0. CH0.DO UT0	USIC0. CH1.SC LKOUT	CCU81. OUT21	CAN.N0 _TXD	ACMP2.I NP	VADC0. G0CH6				USIC0. CH0.DX 0F	USIC0. CH1.DX 3A	USIC0. CH1.DX 4A	USIC0. CH1.DX 4B	CAN.N0 _RXDF	ERU0.1 B0

**Table 10**      **Hardware I/O Controlled Functions**

### 3.1.4 Operating Conditions

The following operating conditions must not be exceeded in order to ensure correct operation and reliability of the XMC1400. All parameters specified in the following tables refer to these operating conditions, unless noted otherwise.

**Table 15 Operating Conditions Parameters**

Parameter	Symbol	Values			Unit	Note / Test Condition	
		Min.	Typ.	Max.			
Ambient Temperature	$T_A$	SR	-40	-	85	°C	Temp. Range F
			-40	-	105	°C	Temp. Range X
Digital supply voltage <sup>1)</sup>	$V_{DDP}$	SR	1.8	-	5.5	V	
Short circuit current of digital outputs	$I_{SC}$	SR	-5	-	5	mA	
Absolute sum of short circuit currents of the device	$\Sigma I_{SC\_D}$	SR	-	-	25	mA	

1) See also the Supply Monitoring thresholds, [Chapter 3.3.2](#).

**Electrical Parameter**
**Table 16 Input/Output Characteristics (Operating Conditions apply) (cont'd)**

Parameter	Symbol	Limit Values		Unit	Test Conditions
		Min.	Max.		
Input low voltage on port pins (Large Hysteresis)	$V_{ILPL}$	SR	–	$0.08 \times V_{DDP}$	V CMOS Mode (5 V, 3.3 V & 2.2 V)
Input high voltage on port pins (Large Hysteresis)	$V_{IHPL}$	SR	$0.85 \times V_{DDP}$	–	V CMOS Mode (5 V, 3.3 V & 2.2 V)
Rise/fall time on High Current Pad <sup>1)</sup>	$t_{HCPR}, t_{HCPF}$	CC	–	9	ns 50 pF @ 5 V <sup>2)</sup>
			–	12	ns 50 pF @ 3.3 V <sup>3)</sup>
			–	25	ns 50 pF @ 1.8 V <sup>4)</sup>
Rise/fall time on Standard Pad <sup>1)</sup>	$t_R, t_F$	CC	–	12	ns 50 pF @ 5 V <sup>5)</sup>
			–	15	ns 50 pF @ 3.3 V <sup>6).</sup>
			–	31	ns 50 pF @ 1.8 V <sup>7).</sup>
Input Hysteresis on port pin except P2.3 - P2.9 <sup>8)</sup>	HYS	CC	$0.08 \times V_{DDP}$	–	V CMOS Mode (5 V), Standard Hysteresis
			$0.03 \times V_{DDP}$	–	V CMOS Mode (3.3 V), Standard Hysteresis
			$0.02 \times V_{DDP}$	–	V CMOS Mode (2.2 V), Standard Hysteresis
			$0.5 \times V_{DDP}$	$0.75 \times V_{DDP}$	V CMOS Mode(5 V), Large Hysteresis
			$0.4 \times V_{DDP}$	$0.75 \times V_{DDP}$	V CMOS Mode(3.3 V), Large Hysteresis
			$0.2 \times V_{DDP}$	$0.65 \times V_{DDP}$	V CMOS Mode(2.2 V), Large Hysteresis

**Electrical Parameter**
**Table 16 Input/Output Characteristics (Operating Conditions apply) (cont'd)**

Parameter	Symbol	Limit Values		Unit	Test Conditions
		Min.	Max.		
Maximum current into $V_{DDP}$ (VQFN64, LQFP64)	$I_{MVDD1}$ SR	–	520	mA	
Maximum current into $V_{DDP}$ (VQFN48)	$I_{MVDD2}$ SR	–	390	mA	
Maximum current into $V_{DDP}$ (VQFN40)	$I_{MVDD3}$ SR	–	260	mA	
Maximum current out of $V_{SS}$ (VQFN64, LQFP64)	$I_{MVSS1}$ SR	–	390	mA	
Maximum current out of $V_{SS}$ (VQFN48)	$I_{MVSS2}$ SR	–	260	mA	
Maximum current out of $V_{SS}$ (VQFN40)	$I_{MVSS3}$ SR	–	260	mA	

- 1) Rise/Fall time parameters are taken with 10% - 90% of supply.
- 2) Additional rise/fall time valid for  $C_L = 50 \text{ pF} - C_L = 100 \text{ pF}$  @ 0.150 ns/pF at 5 V supply voltage.
- 3) Additional rise/fall time valid for  $C_L = 50 \text{ pF} - C_L = 100 \text{ pF}$  @ 0.205 ns/pF at 3.3 V supply voltage.
- 4) Additional rise/fall time valid for  $C_L = 50 \text{ pF} - C_L = 100 \text{ pF}$  @ 0.445 ns/pF at 1.8 V supply voltage.
- 5) Additional rise/fall time valid for  $C_L = 50 \text{ pF} - C_L = 100 \text{ pF}$  @ 0.225 ns/pF at 5 V supply voltage.
- 6) Additional rise/fall time valid for  $C_L = 50 \text{ pF} - C_L = 100 \text{ pF}$  @ 0.288 ns/pF at 3.3 V supply voltage.
- 7) Additional rise/fall time valid for  $C_L = 50 \text{ pF} - C_L = 100 \text{ pF}$  @ 0.588 ns/pF at 1.8 V supply voltage.
- 8) Hysteresis is implemented to avoid meta stable states and switching due to internal ground bounce. It cannot be guaranteed that it suppresses switching due to external system noise.
- 9) An additional error current ( $I_{INJ}$ ) will flow if an overload current flows through an adjacent pin.
- 10) However, for applications with strict low power-down current requirements, it is mandatory that no active voltage source is supplied at any GPIO pin when  $V_{DDP}$  is powered off.

**Electrical Parameter**
**Table 17 ADC Characteristics (Operating Conditions apply)<sup>1)</sup> (cont'd)**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Maximum sample rate in 8-bit mode <sup>4)</sup>	$f_{C8}$ CC	–	–	$f_{ADC} / 38.5$	–	1 sample pending
		–	–	$f_{ADC} / 54.5$	–	2 samples pending
RMS noise <sup>5)</sup>	$EN_{RMS}$ CC	–	1.5	–	LSB 12	DC input, SHSCFG.AREF = 00 <sub>B</sub> , GNCTRxz.GAINy = 00 <sub>B</sub> (unity gain), $V_{DD} = 5.0$ V, $V_{AIN} = 2.5$ V, 25°C
DNL error	$EA_{DNL}$ CC	–	±2.0	–	LSB 12	
INL error	$EA_{INL}$ CC	–	±4.0	–	LSB 12	
Gain error with external reference	$EA_{GAIN}$ CC	–	±0.5	–	%	SHSCFG.AREF = 00 <sub>B</sub> (calibrated)
Gain error with internal reference <sup>6)</sup>	$EA_{GAIN}$ CC	–	±3.6	–	%	SHSCFG.AREF = 1X <sub>B</sub> (calibrated), -40°C - 110°C
		–	±2.0	–	%	SHSCFG.AREF = 1X <sub>B</sub> (calibrated), 0°C - 85°C
Offset error	$EA_{OFF}$ CC	–	±8.0	–	mV	Calibrated, $V_{DD} = 5.0$ V

1) The parameters are defined for ADC clock frequencies  $f_{SH} = 32$  MHz for the full supply range, and  $f_{SH} = 48$  MHz at  $V_{DD\_int}, V_{DD\_ext} = 5$  V. Usage of any other frequencies may affect the ADC performance.

2) The alternate reference ground connection is separate for each converter. This mode, therefore, provides the lowest noise impact.


3) No pending samples assumed, excluding sampling time and calibration.

4) Includes synchronization and calibration (average of gain and offset calibration).

5) This parameter can also be defined as an SNR value:  $SNR[dB] = 20 \times \log(A_{MAXeff} / N_{RMS})$ .  
With  $A_{MAXeff} = 2^N / 2$ ,  $SNR[dB] = 20 \times \log (2048 / N_{RMS})$  [N = 12].

$N_{RMS} = 1.5$  LSB12, therefore, equals  $SNR = 20 \times \log (2048 / 1.5) = 62.7$  dB.

6) Includes error from the reference voltage.



**Figure 12 ADC Voltage Supply**

**Table 22 RTC\_XTAL Parameters**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Input frequency	$f_{\text{osc}}$ SR	–	32.768	–	kHz	
Oscillator start-up time <sup>1)2)</sup>	$t_{\text{oscs}}$ CC	–	–	5	s	
Input voltage at RTC_XTAL1	$V_{\text{IX}}$ SR	-0.3	–	1.5	V	
Input amplitude (peak-to-peak) at RTC_XTAL1 <sup>2)3)</sup>	$V_{\text{PPX}}$ SR	0.2	–	1.2	V	

1)  $t_{\text{oscs}}$  is defined from the moment the oscillator is enabled by the user with SCU\_ANAOSCLPCTRL.MODE until the oscillations reach an amplitude at RTC\_XTAL1 of  $0.9 * V_{\text{PPX}}$ .

- 2) The external oscillator circuitry must be optimized by the customer and checked for negative resistance and amplitude as recommended and specified by crystal suppliers.
- 3) If the shaper unit is enabled and not bypassed.

### 3.2.7 Power Supply Current

The total power supply current defined below consists of a leakage and a switching component.

Application relevant values are typically lower than those given in the following tables, and depend on the customer's system operating conditions (e.g. thermal connection or used application configurations).

*Note: These parameters are not subject to production test, but verified by design and/or characterization.*

**Table 23 Power Supply parameter table;  $V_{DDP} = 5V$**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ. <sup>1)</sup>	Max.		
Active mode current Peripherals enabled $f_{MCLK} / f_{PCLK}$ in MHz <sup>2)</sup>	$I_{DDPAE}$ CC	–	14.1	20	mA	48 / 96
		–	9.8	–	mA	24 / 48
		–	7.8	–	mA	16 / 32
		–	6.4	–	mA	8 / 16
		–	4.4	–	mA	1 / 1
Active mode current Peripherals disabled $f_{MCLK} / f_{PCLK}$ in MHz <sup>3)</sup>	$I_{DDPAD}$ CC	–	6.2	–	mA	48 / 96
		–	4.6	–	mA	24 / 48
		–	3.6	–	mA	16 / 32
		–	3.1	–	mA	8 / 16
		–	1.8	–	mA	1 / 1
Active mode current Code execution from RAM Flash is powered down $f_{MCLK} / f_{PCLK}$ in MHz	$I_{DDPAR}$ CC	–	9.6	–	mA	48 / 96
Sleep mode current Peripherals clock enabled $f_{MCLK} / f_{PCLK}$ in MHz <sup>4)</sup>	$I_{DDPSE}$ CC	–	11.0	–	mA	48 / 96
		–	7.6	–	mA	24 / 48
		–	6.4	–	mA	16 / 32
		–	5.3	–	mA	8 / 16
		–	4.2	–	mA	1 / 1

**Electrical Parameter**
**Table 23 Power Supply parameter table;  $V_{DDP} = 5V$** 

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ. <sup>1)</sup>	Max.		
Sleep mode current Peripherals clock disabled Flash active $f_{MCLK}/f_{PCLK}$ in MHz <sup>5)</sup>	$I_{DDPSD}$ CC	—	2.8	—	mA	48 / 96
		—	2.2	—	mA	24 / 48
		—	2.0	—	mA	16 / 32
		—	1.9	—	mA	8 / 16
		—	1.7	—	mA	1 / 1
Sleep mode current Peripherals clock disabled Flash powered down $f_{MCLK}/f_{PCLK}$ in MHz <sup>6)</sup>	$I_{DDPSR}$ CC	—	2.2	—	mA	48 / 96
		—	1.7	—	mA	24 / 48
		—	1.4	—	mA	16 / 32
		—	1.2	—	mA	8 / 16
		—	1.1	—	mA	1 / 1
Deep Sleep mode current <sup>7)</sup>	$I_{DDPDS}$ CC	—	0.27	—	mA	
Wake-up time from Sleep to Active mode <sup>8)</sup>	$t_{SSA}$ CC	—	6	—	cycles	
Wake-up time from Deep Sleep to Active mode <sup>9)</sup>	$t_{DSA}$ CC	—	290	—	μsec	

1) The typical values are measured at  $T_A = + 25^\circ\text{C}$  and  $V_{DDP} = 5 \text{ V}$ .

2) CPU and all peripherals clock enabled, Flash is in active mode.

3) CPU enabled, all peripherals clock disabled, Flash is in active mode.

4) CPU in sleep, all peripherals clock enabled and Flash is in active mode.

5) CPU in sleep, Flash is in active mode.

6) CPU in sleep, Flash is powered down and code executed from RAM after wake-up.

7) CPU in sleep, peripherals clock disabled, Flash is powered down and code executed from RAM after wake-up.

8) CPU in sleep, Flash is in active mode during sleep mode.

9) CPU in sleep, Flash is in powered down mode during deep sleep mode.

### 3.2.8 Flash Memory Parameters

*Note: These parameters are not subject to production test, but verified by design and/or characterization.*

**Table 25 Flash Memory Parameters**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Erase time per page / sector	$t_{\text{ERASE}}$ CC	6.8	7.1	7.6	ms	
Program time per block	$t_{\text{PSER}}$ CC	102	152	204	μs	
Wake-Up time	$t_{\text{WU}}$ CC	–	32.2	–	μs	
Read time per word	$t_a$ CC	–	50	–	ns	
Data Retention Time	$t_{\text{RET}}$ CC	10	–	–	years	Max. 100 erase / program cycles
Flash Wait States <sup>1)</sup>	$N_{\text{WSFLASH}}$ CC	0	0	0		$f_{\text{MCLK}} = 8 \text{ MHz}$
		0	1	1		$f_{\text{MCLK}} = 16 \text{ MHz}$
		1	2	2		$f_{\text{MCLK}} = 32 \text{ MHz}$
		2	2	3		$f_{\text{MCLK}} = 48 \text{ MHz}$
Erase Cycles	$N_{\text{ECYC}}$ CC	–	–	$5 \cdot 10^4$	cycles	Sum of page and sector erase cycles
Total Erase Cycles	$N_{\text{TECYC}}$ CC	–	–	$2 \cdot 10^6$	cycles	

1) Flash wait states are automatically inserted by the Flash module during memory read when needed. Typical values are calculated from the execution of the Dhrystone benchmark program.

### 3.3.3 On-Chip Oscillator Characteristics

**Table 27** provides the characteristics of the 96 MHz digital controlled oscillator DCO1.

*Note: These parameters are not subject to production test, but verified by design and/or characterization.*

**Table 27 96 MHz DCO1 Characteristics (Operating Conditions apply)**

Parameter	Symbol	Limit Values			Unit	Test Conditions
		Min.	Typ.	Max.		
Nominal frequency	$f_{\text{NOM}}$ CC	–	96	–	MHz	under nominal conditions <sup>1)</sup> after trimming
Accuracy with adjustment based on XTAL as reference	$\Delta f_{\text{LTX}}$ CC	-0.3	–	0.3	%	with respect to $f_{\text{NOM}}(\text{typ})$ , over temperature (-40 °C to 105 °C)
Accuracy	$\Delta f_{\text{LT}}$ CC	-1.7	–	3.4	%	with respect to $f_{\text{NOM}}(\text{typ})$ , over temperature (0 °C to 85 °C)
		-3.9	–	4.0	%	with respect to $f_{\text{NOM}}(\text{typ})$ , over temperature (-40 °C to 105 °C)

1) The deviation is relative to the factory trimmed frequency at nominal  $V_{\text{DDC}}$  and  $T_A = +25^\circ\text{C}$ .


**Table 28** provides the characteristics of the 32 kHz digital controlled oscillator DCO2.

**Table 28 32 kHz DCO2 Characteristics (Operating Conditions apply)**

Parameter	Symbol	Limit Values			Unit	Test Conditions
		Min.	Typ.	Max.		
Nominal frequency	$f_{\text{NOM}}$ CC	–	32.75	–	kHz	under nominal conditions <sup>1)</sup> after trimming
Accuracy	$\Delta f_{\text{LT}}$ CC	-1.7	–	3.4	%	with respect to $f_{\text{NOM}}(\text{typ})$ , over temperature (0 °C to 85 °C)
		-3.9	–	4.0	%	with respect to $f_{\text{NOM}}(\text{typ})$ , over temperature (-40 °C to 105 °C) <sup>1)</sup>

1) The deviation is relative to the factory trimmed frequency at nominal  $V_{\text{DDC}}$  and  $T_A = +25^\circ\text{C}$ .

## 4.2 Package Outlines



**Figure 29 PG-TSSOP-38-9**

[www.infineon.com](http://www.infineon.com)