




Welcome to [E-XFL.COM](https://www.e-xfl.com)

## What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

## Applications of "[Embedded - Microcontrollers](#)"

### Details

|                            |                                                                                                                                                                                     |
|----------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                                              |
| Core Processor             | ARM® Cortex®-M0                                                                                                                                                                     |
| Core Size                  | 32-Bit Single-Core                                                                                                                                                                  |
| Speed                      | 48MHz                                                                                                                                                                               |
| Connectivity               | CANbus, I <sup>2</sup> C, LINbus, SPI, UART/USART                                                                                                                                   |
| Peripherals                | Brown-out Detect/Reset, I <sup>2</sup> S, LED, POR, PWM, WDT                                                                                                                        |
| Number of I/O              | 34                                                                                                                                                                                  |
| Program Memory Size        | 64KB (64K x 8)                                                                                                                                                                      |
| Program Memory Type        | FLASH                                                                                                                                                                               |
| EEPROM Size                | -                                                                                                                                                                                   |
| RAM Size                   | 16K x 8                                                                                                                                                                             |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 5.5V                                                                                                                                                                         |
| Data Converters            | A/D 12x12b                                                                                                                                                                          |
| Oscillator Type            | Internal                                                                                                                                                                            |
| Operating Temperature      | -40°C ~ 105°C (TA)                                                                                                                                                                  |
| Mounting Type              | Surface Mount                                                                                                                                                                       |
| Package / Case             | 48-VFQFN Exposed Pad                                                                                                                                                                |
| Supplier Device Package    | PG-VQFN-48-73                                                                                                                                                                       |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/infineon-technologies/xmc1404q048x0064aaxuma1">https://www.e-xfl.com/product-detail/infineon-technologies/xmc1404q048x0064aaxuma1</a> |

# XMC1400 AA-Step

Microcontroller Series  
for Industrial Applications

XMC1000 Family

ARM<sup>®</sup> Cortex<sup>®</sup>-M0  
32-bit processor core

Data Sheet

V1.3 2016-10

Microcontrollers

## XMC1400 Data Sheet

### Revision History: V1.3 2016-10

Previous Versions:

V1.2 2016-08

V1.1 2016-06

V1.0 2016-02

V0.3 2015-10

| Page              | Subjects                                                                                                                                                                                                              |
|-------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <b>42, 43</b>     | In Absolute Maximum Ratings renamed parameter $V_{CM}$ to $V_{INP2}$ , as the limitation is related to most P2 pins, also if no ACMP is available. Clarified limit to pins P2.[1,2,6:9,11] in Overload specification. |
| <b>13</b>         | Corrected XMC1402-T038X0200 and XMC1402-Q048X0200 marking variants in <b>Table 2</b>                                                                                                                                  |
| V1.2 2016-08      |                                                                                                                                                                                                                       |
| many              | Added XMC™ trademark                                                                                                                                                                                                  |
| <b>11, 13, 15</b> | Added XMC1402-T038X0200, XMC1402-Q040X0200 and XMC1402-Q048X0200 marking variants                                                                                                                                     |
| V1.1 2016-06      |                                                                                                                                                                                                                       |
| many              | Added TSSOP-38-9 package                                                                                                                                                                                              |
| <b>11, 13, 15</b> | Added XMC1402-T038 marking variants in TSSOP-38                                                                                                                                                                       |
| <b>11, 13, 15</b> | Added XMC1403-Q040 marking variants                                                                                                                                                                                   |
| V1.0 2016-02      |                                                                                                                                                                                                                       |
| <b>10</b>         | The device provides four USIC channels.                                                                                                                                                                               |
| <b>11</b>         | XMC1401 devices available for max. ambient temperature of 85°C.                                                                                                                                                       |
| <b>33</b>         | Reformatted pinout table.                                                                                                                                                                                             |
| <b>58</b>         | Updated footnote to the definition of the start-up times of OSC_XTAL and RTC_XTAL oscillators.                                                                                                                        |
| <b>73</b>         | Added $\Delta f_{LT}$ parameter to on-chip oscillators DCO1 and DCO2.                                                                                                                                                 |
| <b>85</b>         | Updated package outline drawings.                                                                                                                                                                                     |

## Trademarks

C166™, TriCore™, XMC™ and DAVE™ are trademarks of Infineon Technologies AG.  
ARM®, ARM Powered®, Cortex®, Thumb® and AMBA® are registered trademarks of ARM, Limited.

CoreSight™, ETM™, Embedded Trace Macrocell™ and Embedded Trace Buffer™ are trademarks of ARM, Limited.

### **We Listen to Your Comments**


Is there any information in this document that you feel is wrong, unclear or missing?  
Your feedback will help us to continuously improve the quality of this document.  
Please send your proposal (including a reference to this document) to:

[mcdocu.comments@infineon.com](mailto:mcdocu.comments@infineon.com)



# 1 Summary of Features

The XMC1400 devices are members of the XMC1000 Family of microcontrollers based on the ARM Cortex-M0 processor core. The XMC1400 series addresses the real-time control needs of motor control and digital power conversion. It also features peripherals for LED Lighting applications and Human-Machine Interface (HMI).



**Figure 1 Block Diagram**


## 1.4 Chip Identification Number

The Chip Identification Number allows software to identify the marking. It is an 8 words value with the most significant 7 words stored in Flash configuration sector 0 (CS0) at address location : 1000 0F00<sub>H</sub> (MSB) - 1000 0F1B<sub>H</sub> (LSB). The least significant word and most significant word of the Chip Identification Number are the value of registers DBGROMID and IDCHIP, respectively.

**Table 3 XMC1400 Chip Identification Number**

| Derivative        | Value                                                                                   | Marking |
|-------------------|-----------------------------------------------------------------------------------------|---------|
| XMC1401-Q048F0064 | 00014082 07CF00FF 1E071FF7 20006000<br>00000D00 00001000 00011000 10204083 <sub>H</sub> | AA      |
| XMC1401-Q048F0128 | 00014082 07CF00FF 1E071FF7 20006000<br>00000D00 00001000 00021000 10204083 <sub>H</sub> | AA      |
| XMC1401-F064F0064 | 000140A2 07CF00FF 1E071FF7 20006000<br>00000D00 00001000 00011000 10204083 <sub>H</sub> | AA      |
| XMC1401-F064F0128 | 000140A2 07CF00FF 1E071FF7 20006000<br>00000D00 00001000 00021000 10204083 <sub>H</sub> | AA      |
| XMC1402-T038X0032 | 00014013 07FF00FF 1E071FF7 000F900F<br>00000D00 00001000 00009000 10204083 <sub>H</sub> | AA      |
| XMC1402-T038X0064 | 00014013 07FF00FF 1E071FF7 000F900F<br>00000D00 00001000 00011000 10204083 <sub>H</sub> | AA      |
| XMC1402-T038X0128 | 00014013 07FF00FF 1E071FF7 000F900F<br>00000D00 00001000 00021000 10204083 <sub>H</sub> | AA      |
| XMC1402-T038X0200 | 00014013 07FF00FF 1E071FF7 000F900F<br>00000D00 00001000 00033000 10204083 <sub>H</sub> | AA      |
| XMC1402-Q040X0032 | 00014043 07FF00FF 1E071FF7 000F900F<br>00000D00 00001000 00009000 10204083 <sub>H</sub> | AA      |
| XMC1402-Q040X0064 | 00014043 07FF00FF 1E071FF7 000F900F<br>00000D00 00001000 00011000 10204083 <sub>H</sub> | AA      |
| XMC1402-Q040X0128 | 00014043 07FF00FF 1E071FF7 000F900F<br>00000D00 00001000 00021000 10204083 <sub>H</sub> | AA      |
| XMC1402-Q040X0200 | 00014043 07FF00FF 1E071FF7 000F900F<br>00000D00 00001000 00033000 10204083 <sub>H</sub> | AA      |
| XMC1402-Q048X0032 | 00014083 07FF00FF 1E071FF7 100F900F<br>00000D00 00001000 00009000 10204083 <sub>H</sub> | AA      |

**General Device Information**



**Figure 9** XMC1400 PG-LQFP-64-26 / PG-VQFN-64-6 Pin Configuration (top view)

**Table 9 Port I/O Functions (cont'd)**

| Function | Outputs                  |                            |                            |                            |                 |                            |                            |                 |                | Inputs        |                 |       |                 |                 |                 |                        |                        |                        |                        |       |                 |              |
|----------|--------------------------|----------------------------|----------------------------|----------------------------|-----------------|----------------------------|----------------------------|-----------------|----------------|---------------|-----------------|-------|-----------------|-----------------|-----------------|------------------------|------------------------|------------------------|------------------------|-------|-----------------|--------------|
|          | ALT1                     | ALT2                       | ALT3                       | ALT4                       | ALT5            | ALT6                       | ALT7                       | ALT8            | ALT9           | Input         | Input           | Input | Input           | Input           | Input           | Input                  | Input                  | Input                  | Input                  | Input | Input           | Input        |
| P0.13    | WWDT.<br>SERVIC<br>E_OUT | LEDTS1<br>.LINE5           | LEDTS0<br>.COL2            | LEDTS1<br>.COL2            | CCU80.<br>OUT32 | USIC0.<br>CH0.S<br>E LO4   | CCU80.<br>OUT21            |                 | CAN.N1<br>_TXD |               |                 |       | CCU80.I<br>N3AB | CCU81.I<br>N1AU | POSIF0.<br>IN0B |                        | USIC0<br>_CH0.D<br>X2F |                        |                        |       | CAN.N1<br>_RXDB |              |
| P0.14    | BCCU0.<br>OUT7           | LEDTS1<br>.LINE6           | LEDTS0<br>.COL1            | LEDTS1<br>.COL1            | CCU80.<br>OUT31 | USIC0<br>_CH0.DO<br>UTO    | USIC0<br>_CH0.SC<br>LKOUT  |                 | CAN.N0<br>_TXD |               |                 |       |                 | CCU81.I<br>N2AU | POSIF0.<br>IN1B | USIC0<br>_CH0.DX<br>0A | USIC0<br>_CH0.D<br>X1A | USIC1<br>_CH1.DX<br>5B |                        |       | CAN.N0<br>_RXDC |              |
| P0.15    | BCCU0.<br>OUT8           | LEDTS1<br>.LINE7           | LEDTS0<br>.COL0            | LEDTS1<br>.COL0            | CCU80.<br>OUT30 | USIC0<br>_CH1.MC<br>LKOUT  |                            |                 | CAN.N0<br>_TXD |               |                 |       |                 | CCU81.I<br>N3AU | POSIF0.<br>IN2B | USIC0<br>_CH0.DX<br>0B |                        | USIC1<br>_CH1.DX<br>3B | USIC1<br>_CH1.DX<br>4B |       | CAN.N0<br>_RXDD |              |
| P1.0     | BCCU0.<br>OUT0           | CCU40.<br>OUT0             | LEDTS0<br>.COL0            | LEDTS1<br>.COLA            | CCU80.<br>OUT00 | ACMP1.<br>OUT              | USIC0<br>_CH0.DO<br>UTO    | CCU81.<br>OUT00 | CAN.N0<br>_TXD |               |                 |       |                 |                 | POSIF0.<br>IN2A | USIC0<br>_CH0.DX<br>0C |                        |                        |                        |       | CAN.N0<br>_RXDG |              |
| P1.1     | ERU1.P<br>DOUT1          | CCU40.<br>OUT1             | LEDTS0<br>.COL1            | LEDTS1<br>.COL0            | CCU80.<br>OUT01 | USIC0<br>_CH0.DO<br>UTO    | USIC0<br>_CH1.S<br>E LO0   | CCU81.<br>OUT01 | CAN.N0<br>_TXD |               |                 |       |                 |                 | POSIF0.<br>IN1A | USIC0<br>_CH0.DX<br>0D | USIC0<br>_CH0.D<br>X1D |                        | USIC0<br>_CH1.DX<br>2E |       | CAN.N0<br>_RXDH |              |
| P1.2     | ERU1.P<br>DOUT2          | CCU40.<br>OUT2             | LEDTS0<br>.COL2            | LEDTS1<br>.COL1            | CCU80.<br>OUT10 | ACMP2.<br>OUT              | USIC0<br>_CH1.DO<br>UTO    | CCU81.<br>OUT10 | CAN.N1<br>_TXD |               |                 |       |                 |                 | POSIF0.<br>IN0A |                        |                        | USIC0<br>_CH1.DX<br>0B |                        |       | CAN.N1<br>_RXDG |              |
| P1.3     | ERU1.P<br>DOUT3          | CCU40.<br>OUT3             | LEDTS0<br>.COL3            | LEDTS1<br>.COL2            | CCU80.<br>OUT11 | USIC0<br>_CH1.S<br>C LKOUT | USIC0<br>_CH1.DO<br>UTO    | CCU81.<br>OUT11 | CAN.N1<br>_TXD |               |                 |       |                 |                 |                 |                        |                        | USIC0<br>_CH1.DX<br>0A | USIC0<br>_CH1.DX<br>1A |       | CAN.N1<br>_RXDH |              |
| P1.4     | ERU1.P<br>DOUT0          | USIC0<br>_CH1.S<br>C LKOUT | LEDTS0<br>.COL4            | LEDTS1<br>.COL3            | CCU80.<br>OUT20 | USIC0<br>_CH0.S<br>E LO0   | USIC0<br>_CH1.S<br>E LO1   | CCU81.<br>OUT20 | CCU41.<br>OUT0 |               |                 |       |                 |                 |                 | USIC0<br>_CH0.DX<br>5E |                        | USIC0<br>_CH1.DX<br>5E |                        |       |                 |              |
| P1.5     | ERU1.P<br>DOUT1          | USIC0<br>_CH0.DO<br>UTO    | LEDTS0<br>.COLA            | BCCU0.<br>OUT1             | CCU80.<br>OUT21 | USIC0<br>_CH0.S<br>E LO1   | USIC0<br>_CH1.S<br>E LO2   | CCU81.<br>OUT21 | CCU41.<br>OUT1 |               |                 |       |                 |                 |                 |                        |                        | USIC0<br>_CH1.DX<br>5F |                        |       |                 |              |
| P1.6     | ERU1.P<br>DOUT2          | USIC0<br>_CH1.DO<br>UTO    | LEDTS0<br>.COL5            | USIC0<br>_CH0.S<br>C LKOUT | BCCU0.<br>OUT2  | USIC0<br>_CH0.S<br>E LO2   | USIC0<br>_CH1.S<br>E LO3   | CCU81.<br>OUT30 | CCU41.<br>OUT2 |               |                 |       |                 |                 | POSIF1.<br>IN2A | USIC0<br>_CH0.DX<br>5F |                        |                        |                        |       |                 |              |
| P1.7     | BCCU0.<br>OUT8           | CCU40.<br>OUT3             | LEDTS0<br>.COL6            | LEDTS1<br>.COL4            |                 | ACMP3.<br>OUT              | ERU1.P<br>DOUT3            | CCU81.<br>OUT31 | CCU41.<br>OUT3 |               |                 |       |                 |                 | POSIF1.<br>IN1A | USIC1<br>_CH0.DX<br>5B |                        |                        | USIC1<br>_CH1.DX<br>2C |       |                 |              |
| P1.8     | BCCU0.<br>OUT0           | CCU40.<br>OUT0             | USIC1<br>_CH1.S<br>C LKOUT | VADC0.<br>EMUX02           |                 | ACMP1.<br>OUT              | ERU1.P<br>DOUT0            | CCU81.<br>OUT32 |                |               |                 |       |                 |                 | POSIF1.<br>IN0A | USIC1<br>_CH0.DX<br>3B | USIC1<br>_CH0.D<br>X4B |                        | USIC1<br>_CH1.DX<br>1C |       |                 |              |
| P2.0     | ERU0.P<br>DOUT3          | CCU40.<br>OUT0             | ERU0.G<br>OUT3             | LEDTS1<br>.COL5            | CCU80.<br>OUT20 | USIC0<br>_CH0.DO<br>UTO    | USIC0<br>_CH0.S<br>C LKOUT | CCU81.<br>OUT20 | CAN.N0<br>_TXD |               | VADC0.<br>G0CH5 |       |                 |                 |                 | USIC0<br>_CH0.DX<br>0E | USIC0<br>_CH0.D<br>X1E |                        | USIC0<br>_CH1.DX<br>2F |       | CAN.N0<br>_RXDE | ERU0.0<br>B0 |
| P2.1     | ERU0.P<br>DOUT2          | CCU40.<br>OUT1             | ERU0.G<br>OUT2             | LEDTS1<br>.COL6            | CCU80.<br>OUT21 | USIC0<br>_CH0.DO<br>UTO    | USIC0<br>_CH1.S<br>C LKOUT | CCU81.<br>OUT21 | CAN.N0<br>_TXD | ACMP2.I<br>NP | VADC0.<br>G0CH6 |       |                 |                 |                 | USIC0<br>_CH0.DX<br>0F |                        | USIC0<br>_CH1.DX<br>3A | USIC0<br>_CH1.DX<br>4A |       | CAN.N0<br>_RXDF | ERU0.1<br>B0 |

**Table 10 Hardware I/O Controlled Functions**

| Function | Outputs              | Outputs | Inputs       | Inputs       | Pull Control                                              | Pull Control                                             | Pull Control                                                                           | Pull Control |
|----------|----------------------|---------|--------------|--------------|-----------------------------------------------------------|----------------------------------------------------------|----------------------------------------------------------------------------------------|--------------|
|          | HWO0                 | HWO1    | HWI0         | HWI1         | HW0_PD                                                    | HW0_PU                                                   | HW1_PD                                                                                 | HW1_PU       |
| P4.4     | LEDTS2.<br>EXTENDED0 |         | LEDTS2.TSIN0 | LEDTS2.TSIN0 | Reserved for LEDTS Scheme A:<br>pull-down disabled always | Reserved for LEDTS Scheme A:<br>pull-down enabled always | Reserved for LEDTS Scheme B:<br>pull-up enabled and pull-down disabled, and vice versa |              |
| P4.5     | LEDTS2.<br>EXTENDED1 |         | LEDTS2.TSIN1 | LEDTS2.TSIN1 |                                                           |                                                          |                                                                                        |              |
| P4.6     | LEDTS2.<br>EXTENDED2 |         | LEDTS2.TSIN2 | LEDTS2.TSIN2 |                                                           |                                                          |                                                                                        |              |
| P4.7     | LEDTS2.<br>EXTENDED3 |         | LEDTS2.TSIN3 | LEDTS2.TSIN3 |                                                           |                                                          |                                                                                        |              |
| P4.8     | LEDTS2.<br>EXTENDED4 |         | LEDTS2.TSIN4 | LEDTS2.TSIN4 |                                                           |                                                          |                                                                                        |              |
| P4.9     | LEDTS2.<br>EXTENDED5 |         | LEDTS2.TSIN5 | LEDTS2.TSIN5 |                                                           |                                                          |                                                                                        |              |
| P4.10    | LEDTS2.<br>EXTENDED6 |         | LEDTS2.TSIN6 | LEDTS2.TSIN6 |                                                           |                                                          |                                                                                        |              |
| P4.11    | LEDTS2.<br>EXTENDED7 |         | LEDTS2.TSIN7 | LEDTS2.TSIN7 |                                                           |                                                          |                                                                                        |              |

### 3.1.2 Absolute Maximum Ratings

Stresses above the values listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

**Table 11 Absolute Maximum Rating Parameters**

| Parameter                                                            | Symbol                  |    | Values |      |                           | Unit | Note / Test Condition |
|----------------------------------------------------------------------|-------------------------|----|--------|------|---------------------------|------|-----------------------|
|                                                                      |                         |    | Min    | Typ. | Max.                      |      |                       |
| Junction temperature                                                 | $T_J$                   | SR | -40    | –    | 115                       | °C   | –                     |
| Storage temperature                                                  | $T_{ST}$                | SR | -40    | –    | 125                       | °C   | –                     |
| Voltage on power supply pin with respect to $V_{SSP}$                | $V_{DDP}$               | SR | -0.3   | –    | 6                         | V    | –                     |
| Voltage on digital pins with respect to $V_{SSP}$ <sup>1)</sup>      | $V_{IN}$                | SR | -0.5   | –    | $V_{DDP} + 0.5$ or max. 6 | V    | whichever is lower    |
| Voltage on P2 pins with respect to $V_{SSP}$ <sup>2)</sup>           | $V_{INP2}$              | SR | -0.3   | –    | $V_{DDP} + 0.3$           | V    | –                     |
| Voltage on analog input pins with respect to $V_{SSP}$               | $V_{AIN}$<br>$V_{AREF}$ | SR | -0.5   | –    | $V_{DDP} + 0.5$ or max. 6 | V    | whichever is lower    |
| Input current on any pin during overload condition                   | $I_{IN}$                | SR | -10    | –    | 10                        | mA   | –                     |
| Absolute maximum sum of all input currents during overload condition | $\Sigma I_{IN}$         | SR | -50    | –    | +50                       | mA   | –                     |

1) Excluding port pins P2.[1,2,6,7,8,9,11].

2) Applicable to port pins P2.[1,2,6,7,8,9,11].

**Electrical Parameter**
**Table 16 Input/Output Characteristics (Operating Conditions apply) (cont'd)**

| Parameter                                                     | Symbol                     |    | Limit Values          |                       | Unit | Test Conditions                           |
|---------------------------------------------------------------|----------------------------|----|-----------------------|-----------------------|------|-------------------------------------------|
|                                                               |                            |    | Min.                  | Max.                  |      |                                           |
| Input low voltage on port pins<br>(Large Hysteresis)          | $V_{ILPL}$                 | SR | —                     | $0.08 \times V_{DDP}$ | V    | CMOS Mode<br>(5 V, 3.3 V & 2.2 V)         |
| Input high voltage on port pins<br>(Large Hysteresis)         | $V_{IHPL}$                 | SR | $0.85 \times V_{DDP}$ | —                     | V    | CMOS Mode<br>(5 V, 3.3 V & 2.2 V)         |
| Rise/fall time on High Current Pad <sup>1)</sup>              | $t_{HCPR}$ ,<br>$t_{HCPF}$ | CC | —                     | 9                     | ns   | 50 pF @ 5 V <sup>2)</sup>                 |
|                                                               |                            |    | —                     | 12                    | ns   | 50 pF @ 3.3 V <sup>3)</sup>               |
|                                                               |                            |    | —                     | 25                    | ns   | 50 pF @ 1.8 V <sup>4)</sup>               |
| Rise/fall time on Standard Pad <sup>1)</sup>                  | $t_R$ , $t_F$              | CC | —                     | 12                    | ns   | 50 pF @ 5 V <sup>5)</sup>                 |
|                                                               |                            |    | —                     | 15                    | ns   | 50 pF @ 3.3 V <sup>6)</sup> .             |
|                                                               |                            |    | —                     | 31                    | ns   | 50 pF @ 1.8 V <sup>7)</sup> .             |
| Input Hysteresis on port pin except P2.3 - P2.9 <sup>8)</sup> | HYS                        | CC | $0.08 \times V_{DDP}$ | —                     | V    | CMOS Mode (5 V),<br>Standard Hysteresis   |
|                                                               |                            |    | $0.03 \times V_{DDP}$ | —                     | V    | CMOS Mode (3.3 V),<br>Standard Hysteresis |
|                                                               |                            |    | $0.02 \times V_{DDP}$ | —                     | V    | CMOS Mode (2.2 V),<br>Standard Hysteresis |
|                                                               |                            |    | $0.5 \times V_{DDP}$  | $0.75 \times V_{DDP}$ | V    | CMOS Mode(5 V),<br>Large Hysteresis       |
|                                                               |                            |    | $0.4 \times V_{DDP}$  | $0.75 \times V_{DDP}$ | V    | CMOS Mode(3.3 V),<br>Large Hysteresis     |
|                                                               |                            |    | $0.2 \times V_{DDP}$  | $0.65 \times V_{DDP}$ | V    | CMOS Mode(2.2 V),<br>Large Hysteresis     |

**Table 17     ADC Characteristics (Operating Conditions apply)<sup>1)</sup> (cont'd)**

| Parameter                                        | Symbol         | Values |      |                  | Unit   | Note / Test Condition                                                                                                             |
|--------------------------------------------------|----------------|--------|------|------------------|--------|-----------------------------------------------------------------------------------------------------------------------------------|
|                                                  |                | Min.   | Typ. | Max.             |        |                                                                                                                                   |
| Maximum sample rate in 8-bit mode <sup>4)</sup>  | $f_{C8}$ CC    | —      | —    | $f_{ADC} / 38.5$ | —      | 1 sample pending                                                                                                                  |
|                                                  |                | —      | —    | $f_{ADC} / 54.5$ | —      | 2 samples pending                                                                                                                 |
| RMS noise <sup>5)</sup>                          | $EN_{RMS}$ CC  | —      | 1.5  | —                | LSB 12 | DC input, SHSCFG.AREF = 00 <sub>B</sub> , GNCTRxz.GAINy = 00 <sub>B</sub> (unity gain), $V_{DD} = 5.0$ V, $V_{AIN} = 2.5$ V, 25°C |
| DNL error                                        | $EA_{DNL}$ CC  | —      | ±2.0 | —                | LSB 12 |                                                                                                                                   |
| INL error                                        | $EA_{INL}$ CC  | —      | ±4.0 | —                | LSB 12 |                                                                                                                                   |
| Gain error with external reference               | $EA_{GAIN}$ CC | —      | ±0.5 | —                | %      | SHSCFG.AREF = 00 <sub>B</sub> (calibrated)                                                                                        |
| Gain error with internal reference <sup>6)</sup> | $EA_{GAIN}$ CC | —      | ±3.6 | —                | %      | SHSCFG.AREF = 1X <sub>B</sub> (calibrated), -40°C - 110°C                                                                         |
|                                                  |                | —      | ±2.0 | —                | %      | SHSCFG.AREF = 1X <sub>B</sub> (calibrated), 0°C - 85°C                                                                            |
| Offset error                                     | $EA_{OFF}$ CC  | —      | ±8.0 | —                | mV     | Calibrated, $V_{DD} = 5.0$ V                                                                                                      |

1) The parameters are defined for ADC clock frequencies  $f_{SH} = 32$  MHz for the full supply range, and  $f_{SH} = 48$  MHz at  $V_{DD\_int} = V_{DD\_ext} = 5$  V. Usage of any other frequencies may affect the ADC performance.

2) The alternate reference ground connection is separate for each converter. This mode, therefore, provides the lowest noise impact.

3) No pending samples assumed, excluding sampling time and calibration.

4) Includes synchronization and calibration (average of gain and offset calibration).

5) This parameter can also be defined as an SNR value:  $SNR[dB] = 20 \times \log(A_{MAXeff} / N_{RMS})$ .

With  $A_{MAXeff} = 2^N / 2$ ,  $SNR[dB] = 20 \times \log(2048 / N_{RMS})$  [ $N = 12$ ].

$N_{RMS} = 1.5$  LSB12, therefore, equals  $SNR = 20 \times \log(2048 / 1.5) = 62.7$  dB.

6) Includes error from the reference voltage.


### 3.2.3 Out of Range Comparator (ORC) Characteristics

The Out-of-Range Comparator (ORC) triggers on analog input voltages ( $V_{AIN}$ ) above  $V_{DDP}$  on selected input pins (ORCx.AIN) and generates a service request trigger (ORCx.OUT).

*Note: These parameters are not subject to production test, but verified by design and/or characterization.*

**Table 18 Out of Range Comparator (ORC) Characteristics (Operating Conditions apply;  $V_{DDP} = 3.0\text{ V} - 5.5\text{ V}$ ;  $C_L = 0.25\text{ pF}$ )**

| Parameter                         | Symbol     |    | Values |      |      | Unit | Note / Test Condition                             |
|-----------------------------------|------------|----|--------|------|------|------|---------------------------------------------------|
|                                   |            |    | Min.   | Typ. | Max. |      |                                                   |
| DC Switching Level                | $V_{ODC}$  | CC | –      | –    | 180  | mV   | $V_{AIN} \geq V_{DDP} + V_{ODC}$                  |
| Hysteresis                        | $V_{OHYS}$ | CC | 15     | –    | 54   | mV   |                                                   |
| Always detected Overvoltage Pulse | $t_{OPDD}$ | CC | 103    | –    | –    | ns   | $V_{AIN} \geq V_{DDP} + 150\text{ mV}$            |
|                                   |            |    | 88     | –    | –    | ns   | $V_{AIN} \geq V_{DDP} + 350\text{ mV}$            |
| Never detected Overvoltage Pulse  | $t_{OPDN}$ | CC | –      | –    | 21   | ns   | $V_{AIN} \geq V_{DDP} + 150\text{ mV}$            |
|                                   |            |    | –      | –    | 11   | ns   | $V_{AIN} \geq V_{DDP} + 350\text{ mV}$            |
| Detection Delay                   | $t_{ODD}$  | CC | 39     | –    | 132  | ns   | $V_{AIN} \geq V_{DDP} + 150\text{ mV}$            |
|                                   |            |    | 31     | –    | 121  | ns   | $V_{AIN} \geq V_{DDP} + 350\text{ mV}$            |
| Release Delay                     | $t_{ORD}$  | CC | 44     | –    | 240  | ns   | $V_{AIN} \leq V_{DDP}$ ; $V_{DDP} = 5\text{ V}$   |
|                                   |            |    | 57     | –    | 340  | ns   | $V_{AIN} \leq V_{DDP}$ ; $V_{DDP} = 3.3\text{ V}$ |
| Enable Delay                      | $t_{OED}$  | CC | –      | –    | 300  | ns   | ORCCTRL.ENORCx = 1                                |



**Figure 13 ORCx.OUT Trigger Generation**

**Table 22      RTC\_XTAL Parameters**

| Parameter                                                   | Symbol           | Values |        |      | Unit | Note /<br>Test Condition |
|-------------------------------------------------------------|------------------|--------|--------|------|------|--------------------------|
|                                                             |                  | Min.   | Typ.   | Max. |      |                          |
| Input frequency                                             | $f_{OSC}$ SR     | –      | 32.768 | –    | kHz  |                          |
| Oscillator start-up time <sup>1)2)</sup>                    | $t_{OSCS}$<br>CC | –      | –      | 5    | s    |                          |
| Input voltage at RTC_XTAL1                                  | $V_{IX}$ SR      | -0.3   | –      | 1.5  | V    |                          |
| Input amplitude (peak-to-peak) at RTC_XTAL1 <sup>2)3)</sup> | $V_{PPX}$ SR     | 0.2    | –      | 1.2  | V    |                          |

1)  $t_{OSCS}$  is defined from the moment the oscillator is enabled by the user with SCU\_ANAOSCLPCTRL.MODE until the oscillations reach an amplitude at RTC\_XTAL1 of  $0.9 * V_{PPX}$ .

2) The external oscillator circuitry must be optimized by the customer and checked for negative resistance and amplitude as recommended and specified by crystal suppliers.

3) If the shaper unit is enabled and not bypassed.

---

**Electrical Parameter**

- 10) Active current is measured with: module enabled, MCLK=48 MHz, time-out mode; WLB = 0, WUB = 0x00008000; WDT serviced every 1 s
- 11) Active current is measured with: module enabled, MCLK=48 MHz, Periodic interrupt enabled
- 12) Active current is measured with: module enabled, MCLK=48 MHz, running at 20 MHz baudrate generator, 1 node activated, 1 transmit and 1 receive object active.


### 3.2.8 Flash Memory Parameters

*Note: These parameters are not subject to production test, but verified by design and/or characterization.*

**Table 25 Flash Memory Parameters**

| Parameter                       | Symbol                  | Values |      |                | Unit   | Note / Test Condition               |
|---------------------------------|-------------------------|--------|------|----------------|--------|-------------------------------------|
|                                 |                         | Min.   | Typ. | Max.           |        |                                     |
| Erase time per page / sector    | $t_{\text{ERASE CC}}$   | 6.8    | 7.1  | 7.6            | ms     |                                     |
| Program time per block          | $t_{\text{PSER CC}}$    | 102    | 152  | 204            | μs     |                                     |
| Wake-Up time                    | $t_{\text{WU CC}}$      | –      | 32.2 | –              | μs     |                                     |
| Read time per word              | $t_{\text{a CC}}$       | –      | 50   | –              | ns     |                                     |
| Data Retention Time             | $t_{\text{RET CC}}$     | 10     | –    | –              | years  | Max. 100 erase / program cycles     |
| Flash Wait States <sup>1)</sup> | $N_{\text{WSFLASH CC}}$ | 0      | 0    | 0              |        | $f_{\text{MCLK}} = 8 \text{ MHz}$   |
|                                 |                         | 0      | 1    | 1              |        | $f_{\text{MCLK}} = 16 \text{ MHz}$  |
|                                 |                         | 1      | 2    | 2              |        | $f_{\text{MCLK}} = 32 \text{ MHz}$  |
|                                 |                         | 2      | 2    | 3              |        | $f_{\text{MCLK}} = 48 \text{ MHz}$  |
| Erase Cycles                    | $N_{\text{ECYC CC}}$    | –      | –    | $5 \cdot 10^4$ | cycles | Sum of page and sector erase cycles |
| Total Erase Cycles              | $N_{\text{TECYC CC}}$   | –      | –    | $2 \cdot 10^6$ | cycles |                                     |

1) Flash wait states are automatically inserted by the Flash module during memory read when needed. Typical values are calculated from the execution of the Dhrystone benchmark program.



**Figure 25 USIC - SSC Master/Slave Mode Timing**

*Note: This timing diagram shows a standard configuration, for which the slave select signal is low-active, and the serial clock signal is not shifted and not inverted.*




Figure 27 USIC IIS Master Transmitter Timing

Table 36 USIC IIS Slave Receiver Timing

| Parameter    | Symbol      | Values                 |      |      | Unit | Note / Test Condition |
|--------------|-------------|------------------------|------|------|------|-----------------------|
|              |             | Min.                   | Typ. | Max. |      |                       |
| Clock period | $t_6$ SR    | $4/f_{MCLK}$           | -    | -    | ns   |                       |
| Clock HIGH   | $t_7$ SR    | $0.35 \times t_{6min}$ | -    | -    | ns   |                       |
| Clock Low    | $t_8$ SR    | $0.35 \times t_{6min}$ | -    | -    | ns   |                       |
| Set-up time  | $t_9$ SR    | $0.3 \times t_{6min}$  | -    | -    | ns   |                       |
| Hold time    | $t_{10}$ SR | 15                     | -    | -    | ns   |                       |




Figure 28 USIC IIS Slave Receiver Timing

## 4 Package and Reliability

The XMC1400 is a member of the XMC1000 Family of microcontrollers. It is also compatible to a certain extent with members of similar families or subfamilies.

Each package is optimized for the device it houses. Therefore, there may be slight differences between packages of the same pin-count but for different device types. In particular, the size of the exposed die pad may vary.

If different device types are considered or planned for an application, it must be ensured that the board layout fits all packages under consideration.

### 4.1 Package Parameters

**Table 37** provides the thermal characteristics of the packages used in XMC1400.

**Table 37 Thermal Characteristics of the Packages**

| Parameter                           | Symbol             | Limit Values |           | Unit | Package Types               |
|-------------------------------------|--------------------|--------------|-----------|------|-----------------------------|
|                                     |                    | Min.         | Max.      |      |                             |
| Exposed Die Pad Dimensions          | Ex × Ey<br>CC      | -            | 3.7 × 3.7 | mm   | PG-VQFN-40-17               |
|                                     |                    | -            | 4.2 × 4.2 | mm   | PG-VQFN-48-73               |
|                                     |                    | -            | 4.6 × 4.6 | mm   | PG-VQFN-64-6                |
| Thermal resistance Junction-Ambient | $R_{\Theta JA}$ CC | -            | 86.0      | K/W  | PG-TSSOP-38-9 <sup>1)</sup> |
|                                     |                    | -            | 45.3      | K/W  | PG-VQFN-40-17 <sup>1)</sup> |
|                                     |                    | -            | 44.9      | K/W  | PG-VQFN-48-73 <sup>1)</sup> |
|                                     |                    | -            | 66.7      | K/W  | PG-LQFP-64-26 <sup>1)</sup> |
|                                     |                    | -            | 44.7      | K/W  | PG-VQFN-64-6 <sup>1)</sup>  |

1) Device mounted on a 4-layer JEDEC board (JESD 51-5); exposed pad soldered.


*Note: For electrical reasons, it is required to connect the exposed pad to the board ground  $V_{SSP}$ , independent of EMC and thermal requirements.*

#### 4.1.1 Thermal Considerations


When operating the XMC1400 in a system, the total heat generated in the chip must be dissipated to the ambient environment to prevent overheating and the resulting thermal damage.

The maximum heat that can be dissipated depends on the package and its integration into the target board. The "Thermal resistance  $R_{\Theta JA}$ " quantifies these parameters. The power dissipation must be limited so that the average junction temperature does not exceed 115 °C.


## 4.2 Package Outlines



**Figure 29 PG-TSSOP-38-9**



**Figure 30 PG-VQFN-40-17**



**Figure 31 PG-VQFN-48-73**