E·XFL Lattice Semiconductor Corporation - ICE40HX1K-VQ100 Datasheet



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| Product Status | Active |
|--------------------------------|--|
| Number of LABs/CLBs | 160 |
| Number of Logic Elements/Cells | 1280 |
| Total RAM Bits | 65536 |
| Number of I/O | 72 |
| Number of Gates | - |
| Voltage - Supply | 1.14V ~ 1.26V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 100°C (TJ) |
| Package / Case | 100-LQFP |
| Supplier Device Package | 100-TQFP (14x14) |
| Purchase URL | https://www.e-xfl.com/product-detail/lattice-semiconductor/ice40hx1k-vq100 |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



| | | | | | | - | | · · · · · · · · · · · · · · · · · · · |
|---|-------|--|--------------------|---------|---------|--------------------|---------|---------------------------------------|
| 84 QFN (7 mm x 7 mm, 0.5 mm) | QN84 | | 67(7) ¹ | | | | | |
| 100 VQFP (14 mm x 14 mm, 0.5 mm) | VQ100 | | | | | 72(9) ¹ | | |
| 121 ucBGA (5 mm x 5 mm, 0.4 mm) | CM121 | | 95(12) | 93(13) | 93(13) | | | |
| 121 csBGA (6 mm x 6 mm, 0.5 mm) | CB121 | | 92(12) | | | | | |
| 121 caBGA (9 mm x 9 mm, 0.8 mm) | BG121 | | | | | | 93(13) | 93(13) |
| 132 csBGA (8 mm x 8 mm, 0.5 mm) | CB132 | | | | | 95(11) | 95(12) | 95(12) |
| 144 TQFP (20 mm x 20 mm, 0.5 mm) | TQ144 | | | | | 96(12) | 107(14) | |
| 225 ucBGA (7 mm x 7 mm, 0.4 mm) | CM225 | | | 178(23) | 178(23) | | | 178(23) |
| 256-ball caBGA (14 mm x 14 mm, 0.8 mm) | CT256 | | | | | | | 206(26) |

1. No PLL available on the 16 WLCSP, 36 ucBGA, 81 csBGA, 84 QFN and 100 VQFP packages.

2. Only one PLL available on the 81 ucBGA package.

3. High Current I/Os only available on the 16 WLCSP package.

Introduction

The iCE40 family of ultra-low power, non-volatile FPGAs has five devices with densities ranging from 384 to 7680 Look-Up Tables (LUTs). In addition to LUT-based, low-cost programmable logic, these devices feature Embedded Block RAM (EBR), Non-volatile Configuration Memory (NVCM) and Phase Locked Loops (PLLs). These features allow the devices to be used in low-cost, high-volume consumer and system applications. Select packages offer High-Current drivers that are ideal to drive three white LEDs, or one RGB LED.

The iCE40 devices are fabricated on a 40 nm CMOS low power process. The device architecture has several features such as programmable low-swing differential I/Os and the ability to turn off on-chip PLLs dynamically. These features help manage static and dynamic power consumption, resulting in low static power for all members of the family. The iCE40 devices are available in two versions – ultra low power (LP) and high performance (HX) devices.

The iCE40 FPGAs are available in a broad range of advanced halogen-free packages ranging from the space saving 1.40x1.48 mm WLCSP to the PCB-friendly 20x20 mm TQFP. Table 1-1 shows the LUT densities, package and I/O options, along with other key parameters.

The iCE40 devices offer enhanced I/O features such as pull-up resistors. Pull-up features are controllable on a "per-pin" basis.

The iCE40 devices also provide flexible, reliable and secure configuration from on-chip NVCM. These devices can also configure themselves from external SPI Flash or be configured by an external master such as a CPU.

Lattice provides a variety of design tools that allow complex designs to be efficiently implemented using the iCE40 family of devices. Popular logic synthesis tools provide synthesis library support for iCE40. Lattice design tools use the synthesis tool output along with the user-specified preferences and constraints to place and route the design in the iCE40 device. These tools extract the timing from the routing and back-annotate it into the design for timing verification.

Lattice provides many pre-engineered IP (Intellectual Property) modules, including a number of reference designs, licensed free of charge, optimized for the iCE40 FPGA family. By using these configurable soft core IP cores as standardized blocks, users are free to concentrate on the unique aspects of their design, increasing their productivity.



iCE40 LP/HX Family Data Sheet Architecture

March 2017

Data Sheet DS1040

Architecture Overview

The iCE40 family architecture contains an array of Programmable Logic Blocks (PLB), sysCLOCK[™] PLLs, Nonvolatile Programmable Configuration Memory (NVCM) and blocks of sysMEM[™] Embedded Block RAM (EBR) surrounded by Programmable I/O (PIO). Figure 2-1 shows the block diagram of the iCE40LP/HX1K device.




Figure 2-1. iCE40LP/HX1K Device, Top View

The logic blocks, Programmable Logic Blocks (PLB) and sysMEM EBR blocks, are arranged in a two-dimensional grid with rows and columns. Each column has either logic blocks or EBR blocks. The PIO cells are located at the periphery of the device, arranged in banks. The PLB contains the building blocks for logic, arithmetic, and register functions. The PIOs utilize a flexible I/O buffer referred to as a sysIO buffer that supports operation with a variety of interface standards. The blocks are connected with many vertical and horizontal routing channel resources. The place and route software tool automatically allocates these routing resources.

In the iCE40 family, there are up to four independent sysIO banks. Note on some packages V_{CCIO} banks are tied together. There are different types of I/O buffers on the different banks. Refer to the details in later sections of this document. The sysMEM EBRs are large 4 kbit, dedicated fast memory blocks. These blocks can be configured as RAM, ROM or FIFO.

The iCE40 architecture also provides up to two sysCLOCK Phase Locked Loop (PLL) blocks. The PLLs have multiply, divide, and phase shifting capabilities that are used to manage the frequency and phase relationships of the clocks.

Every device in the family has a SPI port that supports programming and configuration of the device. The iCE40 includes on-chip, Nonvolatile Configuration Memory (NVCM).


^{© 2017} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



PLB Blocks

The core of the iCE40 device consists of Programmable Logic Blocks (PLB) which can be programmed to perform logic and arithmetic functions. Each PLB consists of eight interconnected Logic Cells (LC) as shown in Figure 2-2. Each LC contains one LUT and one register.

Figure 2-2. PLB Block Diagram



Logic Cells

Each Logic Cell includes three primary logic elements shown in Figure 2-2.

- A four-input Look-Up Table (LUT4) builds any combinational logic function, of any complexity, requiring up to four inputs. Similarly, the LUT4 element behaves as a 16x1 Read-Only Memory (ROM). Combine and cascade multiple LUT4s to create wider logic functions.
- A 'D'-style Flip-Flop (DFF), with an optional clock-enable and reset control input, builds sequential logic functions. Each DFF also connects to a global reset signal that is automatically asserted immediately following device configuration.
- Carry Logic boosts the logic efficiency and performance of arithmetic functions, including adders, subtractors, comparators, binary counters and some wide, cascaded logic functions.

| Function | Туре | Signal Names | Description |
|----------|------------------|------------------------|--|
| Input | Data signal | 10, 11, 12, 13 | Inputs to LUT4 |
| Input | Control signal | Enable | Clock enable shared by all LCs in the PLB |
| Input | Control signal | Set/Reset ¹ | Asynchronous or synchronous local set/reset shared by all LCs in the PLB. |
| Input | Control signal | Clock | Clock one of the eight Global Buffers, or from the general-purpose interconnects fabric shared by all LCs in the PLB |
| Input | Inter-PLB signal | FCIN | Fast carry in |
| Output | Data signals | 0 | LUT4 or registered output |
| Output | Inter-PFU signal | FCOUT | Fast carry out |

Table 2-1. Logic Cell Signal Descriptions

1. If Set/Reset is not used, then the flip-flop is never set/reset, except when cleared immediately after configuration.



Routing

There are many resources provided in the iCE40 devices to route signals individually with related control signals. The routing resources consist of switching circuitry, buffers and metal interconnect (routing) segments.

The inter-PLB connections are made with three different types of routing resources: Adjacent (spans two PLBs), x4 (spans five PLBs) and x12 (spans thirteen PLBs). The Adjacent, x4 and x12 connections provide fast and efficient connections in the diagonal, horizontal and vertical directions.

The design tool takes the output of the synthesis tool and places and routes the design.

Clock/Control Distribution Network

Each iCE40 device has eight global inputs, two pins on each side of the device. Note that not all GBINs are available in all packages.

These global inputs can be used as high fanout nets, clock, reset or enable signals. The dedicated global pins are identified as GBIN[7:0] and the global buffers are identified as-GBUF[7:0]. These eight inputs may be used as general purpose I/O if they are not used to drive the clock nets. Global buffer GBUF7 in I/O Bank 3 also provides an optional direct LVDS25 or subLVDS differential clock input.

Table 2-2 lists the connections between a specific global buffer and the inputs on a PLB. All global buffers optionally connect to the PLB CLK input. Any four of the eight global buffers can drive logic inputs to a PLB. Even-numbered global buffers optionally drive the Set/Reset input to a PLB. Similarly, odd-numbered buffers optionally drive the PLB clock-enable input.

| Global Buffer | LUT Inputs | Clock | Reset | Clock Enable |
|---------------|-----------------|-------|-------|--------------|
| GBUF0 | | Yes | Yes | |
| GBUF1 | | Yes | | Yes |
| GBUF2 | | Yes | Yes | |
| GBUF3 | Yes, any 4 of 8 | Yes | | Yes |
| GBUF4 | GBUF Inputs | Yes | Yes | |
| GBUF5 | | Yes | | Yes |
| GBUF6 | | Yes | Yes | |
| GBUF7 | | Yes | | Yes |

Table 2-2. Global Buffer (GBUF) Connections to Programmable Logic Blocks

The maximum frequency for the global buffers are shown in the iCE40 External Switching Characteristics tables later in this document.

Global Hi-Z Control

The global high-impedance control signal, GHIZ, connects to all I/O pins on the iCE40 device. This GHIZ signal is automatically asserted throughout the configuration process, forcing all user I/O pins into their high-impedance state.



Table 2-3. PLL Signal Descriptions

| Signal Name | Direction | Description |
|-------------------|-----------|---|
| REFERENCECLK | Input | Input reference clock |
| BYPASS | Input | When FEEDBACK_PATH is set to SIMPLE, the BYPASS control selects which clock sig- nal connects to the PLLOUT output. |
| DTFASS | mput | 0 = PLL generated signal 1 = REFERENCECLK |
| EXTFEEDBACK | Input | External feedback input to PLL. Enabled when the FEEDBACK_PATH attribute is set to EXTERNAL. |
| DYNAMICDELAY[3:0] | Input | Fine delay adjustment control inputs. Enabled when DELAY_ADJUSTMENT_MODE is set to DYNAMIC. |
| LATCHINPUTVALUE | Input | When enabled, forces the PLL into low-power mode; PLL output is held static at the last input clock value. Set ENABLE ICEGATE_PORTA and PORTB to '1' to enable. |
| PLLOUTGLOBAL | Output | Output from the Phase-Locked Loop (PLL). Drives a global clock network on the FPGA. The port has optimal connections to global clock buffers GBUF4 and GBUF5. |
| PLLOUTCORE | Output | Output clock generated by the PLL, drives regular FPGA routing. The frequency gener- ated on this output is the same as the frequency of the clock signal generated on the PLLOUTLGOBAL port. |
| LOCK | Output | When High, indicates that the PLL output is phase aligned or locked to the input reference clock. |
| RESET | Input | Active low reset. |

sysMEM Embedded Block RAM Memory

Larger iCE40 device includes multiple high-speed synchronous sysMEM Embedded Block RAMs (EBRs), each 4 kbit in size. This memory can be used for a wide variety of purposes including data buffering, and FIFO.

sysMEM Memory Block

The sysMEM block can implement single port, pseudo dual port, or FIFO memories with programmable logic resources. Each block can be used in a variety of depths and widths as shown in Table 2-4.

| Block RAM Configuration | Block RAM Configuration and Size | WADDR Port Size (Bits) | WDATA Port Size (Bits) | RADDR Port Size (Bits) | RDATA Port Size (Bits) | MASK Port Size (Bits) |
|--|--|---------------------------|---------------------------|---------------------------|---------------------------|--------------------------|
| SB_RAM256x16 SB_RAM256x16NR SB_RAM256x16NW SB_RAM256x16NRNW | 256x16 (4K) | 8 [7:0] | 16 [15:0] | 8 [7:0] | 16 [15:0] | 16 [15:0] |
| SB_RAM512x8 SB_RAM512x8NR SB_RAM512x8NW SB_RAM512x8NRNW | 512x8 (4K) | 9 [8:0] | 8 [7:0] | 9 [8:0] | 8 [7:0] | No Mask Port |
| SB_RAM1024x4 SB_RAM1024x4NR SB_RAM1024x4NW SB_RAM1024x4NRNW | 1024x4 (4K) | 10 [9:0] | 4 [3:0] | 10 [9:0] | 4 [3:0] | No Mask Port |
| SB_RAM2048x2 SB_RAM2048x2NR SB_RAM2048x2NW SB_RAM2048x2NRNW | 2048x2 (4K) | 11 [10:0] | 2 [1:0] | 11 [10:0] | 2 [1:0] | No Mask Port |

Table 2-4. sysMEM Block Configurations¹

1. For iCE40 EBR primitives with a negative-edged Read or Write clock, the base primitive name is appended with a 'N' and a 'R' or 'W' depending on the clock that is affected.



RAM Initialization and ROM Operation

If desired, the contents of the RAM can be pre-loaded during device configuration.

By preloading the RAM block during the chip configuration cycle and disabling the write controls, the sysMEM block can also be utilized as a ROM.

Note the sysMEM Embedded Block RAM Memory address 0 cannot be initialized.

Memory Cascading

Larger and deeper blocks of RAM can be created using multiple EBR sysMEM Blocks.

RAM4k Block

Figure 2-4 shows the 256x16 memory configurations and their input/output names. In all the sysMEM RAM modes, the input data and addresses for the ports are registered at the input of the memory array.

Figure 2-4. sysMEM Memory Primitives





Table 2-5. EBR Signal Descriptions

| Signal Name | Direction | Description |
|-------------|-----------|---|
| WDATA[15:0] | Input | Write Data input. |
| MASK[15:0] | Input | Masks write operations for individual data bit-lines. 0 = write bit; 1 = don't write bit |
| WADDR[7:0] | Input | Write Address input. Selects one of 256 possible RAM locations. |
| WE | Input | Write Enable input. |
| WCLKE | Input | Write Clock Enable input. |
| WCLK | Input | Write Clock input. Default rising-edge, but with falling-edge option. |
| RDATA[15:0] | Output | Read Data output. |
| RADDR[7:0] | Input | Read Address input. Selects one of 256 possible RAM locations. |
| RE | Input | Read Enable input. |
| RCLKE | Input | Read Clock Enable input. |
| RCLK | Input | Read Clock input. Default rising-edge, but with falling-edge option. |

For further information on the sysMEM EBR block, please refer to TN1250, Memory Usage Guide for iCE40 Devices.



Figure 2-6. iCE I/O Register Block Diagram






Table 2-6. PIO Signal List

| Pin Name | I/O Type | Description |
|-------------------|----------|-------------------------------|
| OUTPUT_CLK | Input | Output register clock |
| CLOCK_ENABLE | Input | Clock enable |
| INPUT_CLK | Input | Input register clock |
| OUTPUT_ENABLE | Input | Output enable |
| D_OUT_0/1 | Input | Data from the core |
| D_IN_0/1 | Output | Data to the core |
| LATCH_INPUT_VALUE | Input | Latches/holds the Input Value |

sysIO Buffer

Each I/O is associated with a flexible buffer referred to as a sysIO buffer. These buffers are arranged around the periphery of the device in groups referred to as banks. The sysIO buffers allow users to implement a wide variety of standards that are found in today's systems including LVCMOS and LVDS25.

High Current LED Drivers combine three sysIO buffers together. This allows for programmable drive strength. This also allows for high current drivers that are ideal to drive three white LEDs, or one RGB LED. Each bank is capable of supporting multiple I/O standards including single-ended LVCMOS buffers and differential LVDS25E output buf-



Power On Reset

iCE40 devices have power-on reset circuitry to monitor V_{CC} , V_{CCIO_2} , V_{PP_2V5} , and V_{CC_SPI} voltage levels during power-up and operation. At power-up, the POR circuitry monitors V_{CC} , V_{CCIO_2} , V_{PP_2V5} , and V_{CC_SPI} (controls configuration) voltage levels. It then triggers download from the on-chip NVCM or external Flash memory after reaching the power-up levels specified in the Power-On-Reset Voltage table in the DC and Switching Characteristics section of this data sheet. Before and during configuration, the I/Os are held in tri-state. I/Os are released to user functionality once the device has finished configuration.

Programming and Configuration

This section describes the programming and configuration of the iCE40 family.

Device Programming

The NVCM memory can be programmed through the SPI port.

Device Configuration

There are various ways to configure the Configuration RAM (CRAM) including:

- 1. Internal NVCM Download
- 2. From a SPI Flash (Master SPI mode)
- 3. System microprocessor to drive a Serial Slave SPI port (SSPI mode)

The image to configure the CRAM can be selected by the user on power up (Cold Boot) or once powered up (Warm Boot).

For more details on programming and configuration, see TN1248, iCE40 Programming and Configuration Usage Guide.

Power Saving Options

iCE40 devices are available in two options for maximum flexibility: LP and HX devices. The LP devices have ultra low static and dynamic power consumption. HX devices are designed to provide high performance. Both the LP and the HX devices operate at 1.2 V V_{CC} .

iCE40 devices feature iCEGate and PLL low power mode to allow users to meet the static and dynamic power requirements of their applications. While these features are available in both device types, these features are mainly intended for use with iCE40 LP devices to manage power consumption.

Table 2-9. iCE40 Power Saving Features Description

| Device Subsystem | Feature Description | | | | |
|------------------|---|--|--|--|--|
| | When LATCHINPUTVALUE is enabled, forces the PLL into low-power mode; PLL output held static at last input clock value. | | | | |
| | To save power, the optional iCEgate latch can selectively freeze the state of individual, non-regis- tered inputs within an I/O bank. Registered inputs are effectively frozen by their associated clock or clock-enable control. | | | | |



Power Supply Ramp Rates^{1, 2}

| Symbol | Parameter | | Min. | Max. | Units |
|-------------------|---|--|------|------|-------|
| | | All configuration modes. No power supply sequencing. | | 10 | V/ms |
| | | Configuring from Slave SPI. No power supply sequencing, | | 10 | V/ms |
| t _{RAMP} | Power supply ramp rates for all power supplies. | Configuring from NVCM. V_{CC} and $V_{PP_{2V5}}$ to be powered 0.25 ms before $V_{CC_{SPI}}$. | 0.01 | 10 | V/ms |
| | | Configuring from MSPI. V_{CC} and V_{PP_SPI} to be powered 0.25 ms before V_{PP_2V5} . | 0.01 | 10 | V/ms |

1. Assumes monotonic ramp rates.

2. iCE40LP384 requires V_{CC} to be greater than 0.7V when V_{CCIO} and V_{CC_SPI} are above GND.

Power-On-Reset Voltage Levels¹

| Symbol | Device | Parameter | | Min. | Max. | Units |
|--------------------|--------------------------------|--|---------|------|------|-------|
| V _{PORUP} | iCE40LP384 | | VCC | 0.67 | 0.99 | V |
| | | (band gap based circuit monitoring VCC, VCCIO_2, VCC_SPI and | VCCIO_2 | 0.70 | 1.59 | V |
| | | VPP_2V5) | VCC_SPI | 0.70 | 1.59 | V |
| | | | VPP_2V5 | 0.70 | 1.59 | V |
| | iCE40LP640, | Power-On-Reset ramp-up trip point | VCC | 0.55 | 0.75 | V |
| | iCE40LP/HX1K, | 0LP/HX4K, VCC, VCCIO_2, VCC_SPI and | VCCIO_2 | 0.86 | 1.29 | V |
| | | | VCC_SPI | 0.86 | 1.29 | V |
| | | | VPP_2V5 | 0.86 | 1.33 | V |
| V _{PORDN} | | Power-On-Reset ramp-down trip point (band gap based circuit moni- toring VCC, VCCIO_2, VCC_SPI and VPP_2V5) | VCC | — | 0.64 | V |
| | | | VCCIO_2 | — | 1.59 | V |
| | | | VCC_SPI | — | 1.59 | V |
| | | | VPP_2V5 | — | 1.59 | V |
| | iCE40LP640, | Power-On-Reset ramp-down trip | VCC | — | 0.75 | V |
| | iCE40LP/HX1K, iCE40LP/HX4K, | point (band gap based circuit moni- toring VCC, VCCIO_2, VCC_SPI and VPP_2V5) | VCCIO_2 | — | 1.29 | V |
| | iCE40LP/HX8K | | VCC_SPI | — | 1.29 | V |
| | | | VPP_2V5 | — | 1.33 | V |

1. These POR trip points are only provided for guidance. Device operation is only characterized for power supply voltages specified under recommended operating conditions.

ESD Performance

Please refer to the iCE40 Product Family Qualification Summary for complete qualification data, including ESD performance.



Programming NVCM Supply Current – HX Devices^{1, 2, 3, 4}

| Symbol | Parameter | Device | Typ. V _{CC} ⁵ | Units |
|---|--------------------------------|-------------|------------------------|-------|
| | | iCE40HX1K | 278 | μΑ |
| I _{CC} | Core Power Supply | iCE40HX4K | 1174 | μΑ |
| | | iCE40HX8K | 1174 | μΑ |
| I _{CCPLL} ⁶ | PLL Power Supply | All devices | 0.5 | μA |
| I _{PP_2V5} | NVCM Power Supply | All devices | 2.5 | mA |
| I _{CCIO⁷, I_{CC_SPI}} | Bank Power Supply ⁵ | All devices | 3.5 | mA |

1. Assumes all inputs are held at V_{CCIO} or GND and all outputs are tri-stated.

2. Typical user pattern.

3. SPI programming is at 8 MHz.

4. $T_J = 25$ °C, power supplies at nominal voltage.

5. Per bank. V_{CCIO} = 2.5 V. Does not include pull-up.

6. V_{CCPLL} is tied to V_{CC} internally in packages without PLLs pins.

7. V_{PP FAST}, used only for fast production programming, must be left floating or unconnected in applications.

Peak Startup Supply Current – LP Devices

| Symbol | Parameter | Device | Max | Units |
|--|-------------------------|------------|---|-------|
| | | iCE40LP384 | 7.7 | mA |
| | | iCELP640 | 6.4 | mA |
| I _{CCPEAK} | Core Power Supply | iCE40LP1K | 6.4 | mA |
| | | iCE40LP4K | 15.7 | mA |
| | | iCE40LP8K | 15.7 | mA |
| | | iCE40LP1K | 1.5 | mA |
| 1, 2, 4 | PLL Power Supply | iCELP640 | 1.5 8.0 8.0 3.0 7.7 | mA |
| I _{CCPLLPEAK} ^{1, 2, 4} | | iCE40LP4K | 8.0 | mA |
| | | iCE40LP8K | 8.0 | mA |
| | | iCE40LP384 | 3.0 | mA |
| | | iCELP640 | 7.7 | mA |
| I _{PP_2V5PEAK} | NVCM Power Supply | iCE40LP1K | 7.7 | mA |
| | | iCE40LP4K | 4.2 | mA |
| | | iCE40LP8K | 4.2 | mA |
| | | iCE40LP384 | 1.5 8.0 8.0 3.0 7.7 7.7 4.2 | mA |
| IPP_FASTPEAK ³ | NVCM Programming Supply | iCELP640 | 8.1 | mA |
| | | iCE40LP1K | 8.1 | mA |
| | | iCE40LP384 | 8.4 | mA |
| | | iCELP640 | 3.3 | mA |
| I _{CCIOPEAK} ⁵ , I _{CC_SPIPEAK} | Bank Power Supply | iCE40LP1K | 3.3 | mA |
| | | iCE40LP4K | 8.2 | mA |
| | | iCE40LP8K | 8.2 | mA |

1. No PLL available on the iCE40LP384 and iCE40LP640 device.

2. V_{CCPLL} is tied to V_{CC} internally in packages without PLLs pins.

3. V_{PP_FAST}, used only for fast production programming, must be left floating or unconnected in applications, except CM36 and CM49 packages MUST have the V_{PP_FAST} ball connected to V_{CCIO_0} ball externally.

4. While no PLL is available in the iCE40-LP640 the I_{CCPLLPEAK} is additive to I_{CCPEAK}.

5. iCE40LP384 requires V_{CC} to be greater than 0.7 V when V_{CCIO} and V_{CC_SPI} are above GND.



Peak Startup Supply Current – HX Devices

| Symbol | Parameter | Device | Max | Units |
|-------------------------------------|-------------------|-----------|------|-------|
| | | iCE40HX1K | 6.9 | mA |
| ICCPEAK | Core Power Supply | iCE40HX4K | 22.3 | mA |
| | | iCE40HX8K | 22.3 | mA |
| | | iCE40HX1K | 1.8 | mA |
| I _{CCPLLPEAK} ¹ | PLL Power Supply | iCE40HX4K | 6.4 | mA |
| | | iCE40HX8K | 6.4 | mA |
| | | iCE40HX1K | 2.8 | mA |
| I _{PP_2V5PEAK} | NVCM Power Supply | iCE40HX4K | 4.1 | mA |
| | | iCE40HX8K | 4.1 | mA |
| | | iCE40HX1K | 6.8 | mA |
| ICCIOPEAK, ICC_SPIPEAK | Bank Power Supply | iCE40HX4K | 6.8 | mA |
| | | iCE40HX8K | 6.8 | mA |

1. V_{CCPLL} is tied to V_{CC} internally in packages without PLLs pins.

sysIO Recommended Operating Conditions

| | V _{CCIO} (V) | | | | |
|--------------------------|-----------------------|------|------|--|--|
| Standard | Min. | Тур. | Max. | | |
| LVCMOS 3.3 | 3.14 | 3.3 | 3.46 | | |
| LVCMOS 2.5 | 2.37 | 2.5 | 2.62 | | |
| LVCMOS 1.8 | 1.71 | 1.8 | 1.89 | | |
| LVDS25E ^{1, 2} | 2.37 | 2.5 | 2.62 | | |
| subLVDSE ^{1, 2} | 1.71 | 1.8 | 1.89 | | |

1. Inputs on-chip. Outputs are implemented with the addition of external resistors.

2. Does not apply to Configuration Bank V_{CC_SPI}.

sysIO Single-Ended DC Electrical Characteristics

| Input/ | V | IL | | V _{IH} ¹ | | | 1 | |
|--------------------|----------|-----------------------|-----------------------|------------------------------|-----------------------------|-----------------------------|--------------------------------------|---|
| Output Standard | Min. (V) | Max. (V) | Min. (V) | Max. (V) | V _{OL} Max. (V) | V _{OH} Min. (V) | I _{OL} Max. (mA) | I _{OH} Max. (mA) |
| LVCMOS 3.3 | -0.3 | 0.8 | 2.0 | | 0.4 | $V_{CCIO} - 0.4$ | 8, 16 ² , 24 ² | -8, -16 ² , -24 ² |
| EVOINOU 0.0 | 0.0 | 0.0 | 2.0 | V _{CCIO} + 0.2 V | 0.2 | $V_{CCIO} - 0.2$ | 0.1 | -0.1 |
| LVCMOS 2.5 | -0.3 | 0.7 | 1.7 | V _{CCIO} + 0.2 V | 0.4 | $V_{CCIO} - 0.4$ | 6, 12 ² , 18 ² | -6, -12 ² , -18 ² |
| 2.0 | 0.0 | 0.7 | 1.7 | V CCIO + 0.2 V | 0.2 | $V_{CCIO} - 0.2$ | 0.1 | -0.1 |
| LVCMOS 1.8 | -0.3 | 0.35V _{CCIO} | 0.65V _{CCIO} | | 0.4 | $V_{CCIO} - 0.4$ | 4, 8 ² , 12 ² | -4, -8 ² , -12 ² |
| | -0.5 | 0.33 A CCIO | 0.03 A CCIO | V _{CCIO} + 0.2 V | 0.2 | $V_{CCIO} - 0.2$ | 0.1 | -0.1 |

1. Some products are clamped to a diode when V_{IN} is larger than $V_{\text{CCIO.}}$

2. Only for High Drive LED outputs.



sysIO Differential Electrical Characteristics

The LVDS25E/subLVDSE differential output buffers are available on all banks but the LVDS/subLVDS input buffers are only available on Bank 3 of iCE40 devices.

LVDS25

Over Recommended Operating Conditions

| Parameter Symbol | Parameter Description | Test Conditions | Min. | Тур. | Max. | Units |
|------------------------------------|------------------------------|----------------------|------------------------------|--------------|------------------------------|-------|
| V _{INP,} V _{INM} | Input Voltage | $V_{CCIO}^{1} = 2.5$ | 0 | — | 2.5 | V |
| V _{THD} | Differential Input Threshold | | 250 | 350 | 450 | mV |
| V _{CM} | Input Common Mode Voltage | $V_{CCIO}^{1} = 2.5$ | (V _{CCIO} /2) - 0.3 | $V_{CCIO}/2$ | (V _{CCIO} /2) + 0.3 | V |
| I _{IN} | Input Current | Power on | | — | ±10 | μΑ |

1. Typical.

subLVDS

Over Recommended Operating Conditions

| Parameter Symbol | Parameter Description | Test Conditions | Min. | Тур. | Max. | Units |
|------------------------------------|------------------------------|----------------------|-------------------------------|--------------|-----------------------|-------|
| V _{INP,} V _{INM} | Input Voltage | $V_{CCIO}^{1} = 1.8$ | 0 | | 1.8 | V |
| V _{THD} | Differential Input Threshold | | 100 | 150 | 200 | mV |
| V _{CM} | Input Common Mode Voltage | $V_{CCIO}^{1} = 1.8$ | (V _{CCIO} /2) - 0.25 | $V_{CCIO}/2$ | $(V_{CCIO}/2) + 0.25$ | V |
| I _{IN} | Input Current | Power on | — | | ±10 | μΑ |

1. Typical.



LVDS25E Emulation

iCE40 devices can support LVDSE outputs via emulation on all banks. The output is emulated using complementary LVCMOS outputs in conjunction with resistors across the driver outputs on all devices. The scheme shown in Figure 3-1 is one possible solution for LVDS25E standard implementation. Resistor values in Figure 3-1 are industry standard values for 1% resistors.

Figure 3-1. LVDS25E Using External Resistors




Table 3-1. LVDS25E DC Conditions

| Parameter | Description | Тур. | Units |
|-------------------|-----------------------------|-------|-------|
| Z _{OUT} | Output impedance | 20 | Ohms |
| R _S | Driver series resistor | 150 | Ohms |
| R _P | Driver parallel resistor | 140 | Ohms |
| R _T | Receiver termination | 100 | Ohms |
| V _{OH} | Output high voltage | 1.43 | V |
| V _{OL} | Output low voltage | 1.07 | V |
| V _{OD} | Output differential voltage | 0.30 | V |
| V _{CM} | Output common mode voltage | 1.25 | V |
| Z _{BACK} | Back impedance | 100.5 | Ohms |
| I _{DC} | DC output current | 6.03 | mA |

Over Recommended Operating Conditions



iCE40 External Switching Characteristics – LP Devices ^{1, 2}

Over Recommended Operating Conditions

| Parameter | Description | Device | Min. | Max. | Units |
|------------------------|---|----------------------|-------|--|-------|
| Clocks | | | | | |
| Global Clocks | | | | | |
| f _{MAX_GBUF} | Frequency for Global Buffer Clock network | All iCE40LP devices | — | 275 | MHz |
| t _{W_GBUF} | Clock Pulse Width for Global Buffer | All iCE40LP devices | 0.92 | | ns |
| | | iCE40LP384 | - | 370 | ps |
| | | iCE40LP640 | - | 230 | ps |
| t _{SKEW_GBUF} | Global Buffer Clock Skew Within a Device | iCE40LP1K | _ | 230 | ps |
| | | iCE40LP4K | - | 340 | ps |
| | | iCE40LP8K | - | | ps |
| Pin-LUT-Pin Propa | agation Delay | | | 1 | 1 |
| t _{PD} | Best case propagation delay through one LUT-4 | All iCE40LP devices | — | 9.36 | ns |
| General I/O Pin Pa | rameters (Using Global Buffer Clock withou | ut PLL) ³ | | | |
| | | iCE40LP384 | — | 300 | ps |
| t _{SKEW_IO} | Data bus skew across a bank of IOs | iCE40LP640 | — — | 200 | ps |
| | | iCE40LP1K | | 200 | ps |
| | | iCE40LP4K | | 280 | ps |
| | | iCE40LP8K | | 300 200 280 280 280 280 5.91 5.91 6.58 6.58 -0.08 -0.33 -0.63 | ps |
| | | iCE40LP384 | | 6.33 | ns |
| | | iCE40LP640 | | 5.91 | ns |
| t _{co} | Clock to Output - PIO Output Register | iCE40LP1K | | 5.91 | ns |
| 0 | | iCE40LP4K | | 6.58 | ns |
| | | iCE40LP8K | | 6.58 | ns |
| | | iCE40LP384 | -0.08 | | ns |
| | | iCE40LP640 | -0.33 | | ns |
| t _{SU} | Clock to Data Setup - PIO Input Register | iCE40LP1K | -0.33 | | ns |
| CO | | iCE40LP4K | -0.63 | | ns |
| | | iCE40LP8K | -0.63 | | ns |
| | | iCE40LP384 | 1.99 | | ns |
| | | iCE40LP640 | 2.81 | | ns |
| t _H | Clock to Data Hold - PIO Input Register | iCE40LP1K | 2.81 | | ns |
| | | iCE40LP4K | 3.48 | | ns |
| | | iCE40LP8K | 3.48 | 230 230 340 340 340 9.36 200 200 280 280 6.33 5.91 5.91 6.58 6.58 6.58 0.100 0.101 | ns |
| General I/O Pin Pa | Irameters (Using Global Buffer Clock with P | LL) ³ | I | I | 1 |
| | | iCE40LP1K | | 2.20 | ns |
| t _{COPLL} | Clock to Output - PIO Output Register | iCE40LP4K | | | ns |
| | | iCE40LP8K | | | ns |
| | | iCE40LP1K | 5.23 | | ns |
| t _{SUPLL} | Clock to Data Setup - PIO Input Register | iCE40LP4K | 6.13 | | ns |
| | | iCE40LP8K | 6.13 | | ns |



iCE40 External Switching Characteristics – LP Devices (Continued)^{1, 2}

Over Recommended Operating Conditions

| Parameter | Description | Device | Min. | Max. | Units |
|-------------------|-------------|-----------|-------|------|-------|
| | | iCE40LP1K | -0.90 | _ | ns |
| t _{HPLL} | | iCE40LP4K | -0.80 | _ | ns |
| | | iCE40LP8K | -0.80 | | ns |

1. Exact performance may vary with device and design implementation. Commercial timing numbers are shown at 85 °C and 1.14 V. Other operating conditions can be extracted from the iCECube2 software.

2. General I/O timing numbers based on LVCMOS 2.5, 0pf load.

3. Supported on devices with a PLL.



iCE40 External Switching Characteristics – HX Devices ^{1, 2}

Over Recommended Operating Conditions

| Parameter | Description | Device | Min. | Max. | Units |
|------------------------|---|----------------------|---|--|-------|
| Clocks | | | | | |
| Primary Clocks | | | | | |
| f _{MAX_GBUF} | Frequency for Global Buffer Clock network | All iCE40HX devices | — | 275 | MHz |
| tw_gbuf | Clock Pulse Width for Global Buffer | All iCE40HX devices | 0.88 | — | ns |
| _ | | iCE40HX1K | - | 727 | ps |
| t _{SKEW_GBUF} | Global Buffer Clock Skew Within a Device | iCE40HX4K | - | 300 | ps |
| _ | | iCE40HX8K | - | | ps |
| Pin-LUT-Pin Prop | agation Delay | | | | |
| t _{PD} | Best case propagation delay through one LUT-4 | All iCE40 HX devices | — | 7.30 | ns |
| General I/O Pin Pa | arameters (Using Global Buffer Clock witho | ut PLL) | | 1 | |
| | | iCE40HX1K | — | 696 | ps |
| t _{SKEW_IO} | Data bus skew across a bank of IOs | iCE40HX4K | - | 290 | ps |
| _ | | iCE40HX8K | — 290 — 5.00 — 5.41 | ps | |
| t _{co} | | iCE40HX1K | — | 5.00 | ns |
| | Clock to Output - PIO Output Register | iCE40HX4K | - | 5.41 | ns |
| | | iCE40HX8K | - | 5.41 | ns |
| | | iCE40HX1K | -0.23 | | ns |
| t _{SU} | Clock to Data Setup - PIO Input Register | iCE40HX4K | -0.43 | — | ns |
| | | iCE40HX8K | $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | ns | |
| | | iCE40HX1K | $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | ns | |
| t _H | Clock to Data Hold - PIO Input Register | iCE40HX4K | 2.38 | — | ns |
| | | iCE40HX8K | 2.38 | 300 300 300 300 300 300 7.30 696 290 290 5.41 0.23 0.43 0.43 92 2.38 2.38 2.96 2.51 3.10 1.16 | ns |
| General I/O Pin Pa | arameters (Using Global Buffer Clock with I | PLL) ³ | • | | • |
| | | iCE40HX1K | — | 2.96 | ns |
| t _{COPLL} | Clock to Output - PIO Output Register | iCE40HX4K | - | 2.51 | ns |
| | | iCE40HX8K | _ | 2.51 | ns |
| | | iCE40HX1K | 3.10 | — | ns |
| t _{SUPLL} | Clock to Data Setup - PIO Input Register | iCE40HX4K | 4.16 | — | ns |
| | | iCE40HX8K | 4.16 | $\begin{array}{c c c c c c c c c c c c c c c c c c c $ | ns |
| | | iCE40HX1K | -0.60 | — | ns |
| t _{HPLL} | Clock to Data Hold - PIO Input Register | iCE40HX4K | -0.53 | — | ns |
| | | iCE40HX8K | -0.53 | | ns |

1. Exact performance may vary with device and design implementation. Commercial timing numbers are shown at 85 °C and 1.14 V. Other operating conditions, including industrial, can be extracted from the iCECube2 software.

2. General I/O timing numbers based on LVCMOS 2.5, 0pf load.

3. Supported on devices with a PLL.



sysCLOCK PLL Timing

Over Recommended Operating Conditions

| Parameter | Descriptions | Conditions | Min. | Max. | Units |
|-------------------------------------|--|--------------------------------------|---|---|---------------|
| f _{IN} | Input Clock Frequency (REFERENCECLK, EXTFEEDBACK) | | 10 | 133 | MHz |
| f _{OUT} | Output Clock Frequency (PLLOUT) | | 16 | 275 | MHz |
| f _{VCO} | PLL VCO Frequency | | 533 | 1066 | MHz |
| f _{PFD} | Phase Detector Input Frequency | | 10 | 133 | MHz |
| AC Characteris | tics | | | | |
| t | Output Clock Duty Cycle | f _{OUT} < 175 MHz | 40 | 50 | % |
| t _{DT} | Output Clock Duty Cycle | 175 MHz < f _{OUT} < 275 MHz | 35 | 65 | "% |
| t _{PH} | Output Phase Accuracy | | — | +/-12 | deg |
| | Output Clock Period Jitter | f _{OUT} <= 100 MHz | _ | 10 133 16 275 533 1066 10 133 40 50 35 65 +/-12 | ps p-p |
| | | f _{OUT} > 100 MHz | — | | UIPP |
| + 1,5 | Output Clock Cycle-to-cycle Jitter | f _{OUT} <= 100 MHz | — | | ps p-p |
| t _{OPJIT} ^{1, 5} | Output Clock Cycle-10-Cycle Siller | f _{OUT} > 100 MHz | _ | 0.10 | UIPP |
| | Output Clock Phase litter | f _{PFD} <= 25 MHz | _ | 275 | ps p-p |
| | Output Clock Phase Jitter | f _{PFD} > 25 MHz | _ | 133 275 1066 133 50 65 +/-12 450 0.05 750 0.10 275 0.05 750 0.10 275 0.05 50 50 1000 0.02 195 500 100 4.68 | UIPP |
| t _W | Output Clock Pulse Width | At 90% or 10% | 1.3 | — | ns |
| t _{LOCK} ^{2, 3} | PLL Lock-in Time | | _ | 50 | us |
| t _{UNLOCK} | PLL Unlock Time | | _ | 50 | ns |
| + 4 | Input Clock Period Jitter | $f_{PFD} \ge 20 \text{ MHz}$ | $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | ps p-p | |
| t _{IPJIT} ⁴ | Input Clock Feriod Siller | f _{PFD} < 20 MHz | _ | 133 275 1066 133 50 65 +/-12 450 0.05 750 0.10 275 0.05 750 0.10 275 0.05 50 1000 0.02 195 500 1000 0.02 195 500 1000 | UIPP |
| t _{FDTAP} | Fine Delay adjustment, per Tap | | 147 | 195 | ps |
| t _{STABLE} ³ | LATCHINPUTVALUE LOW to PLL Stable | | — | 500 | ns |
| t _{STABLE_PW} ³ | LATCHINPUTVALUE Pulse Width | | — | 100 | ns |
| t _{RST} | RESET Pulse Width | | 10 | — | ns |
| t _{RSTREC} | RESET Recovery Time | | 10 | — | us |
| t _{DYNAMIC_WD} | DYNAMICDELAY Pulse Width | | 100 | _ | VCO Cycles |
| t | Propagation delay with the PLL in bypass | iCE40LP | 1.18 | 4.68 | ns |
| t _{PDBYPASS} | mode | iCE40HX | 1.73 | 4.07 | ns |

1. Period jitter sample is taken over 10,000 samples of the primary PLL output with a clean reference clock. Cycle-to-cycle jitter is taken over 1000 cycles. Phase jitter is taken over 2000 cycles. All values per JESD65B.

2. Output clock is valid after $t_{\mbox{LOCK}}$ for PLL reset and dynamic delay adjustment.

3. At minimum f_{PFD} . As the f_{PFD} increases the time will decrease to approximately 60% the value listed.

4. Maximum limit to prevent PLL unlock from occurring. Does not imply the PLL will operate within the output specifications listed in this table.

5. The jitter values will increase with loading of the PLD fabric and in the presence of SSO noise.



sysCONFIG Port Timing Specifications¹

| Symbol | Parameter | | Min. | Тур. | Max. | Units |
|-----------------------|---|---|------|------|------|-----------------|
| All Configuration | on Modes | 11 | | 1 | I. | 1 |
| t _{CRESET_B} | Minimum CRESET_B Low pulse width required to restart configu- ration, from falling edge to rising edge | | 200 | — | _ | ns |
| t _{DONE_IO} | Number of configuration clock cycles after CDONE goes High before the PIO pins are activated | | 49 | _ | _ | Clock Cycles |
| Slave SPI | • | | | | | • |
| ^t ся_scк | Minimum time from a rising edge on CRESET_B until the first SPI write operation, first SPI_SCK. | iCE40LP384 | 600 | - | — | us |
| | | iCE40LP640, iCE40LP/HX1K | 800 | - | _ | us |
| | During this time, the iCE40 device is clearing its internal con- | iCE40LP/HX4K | 1200 | - | — | us |
| | figuration memory | iCE40LP/HX8K | 1200 | - | — | us |
| | CCLK clock frequency | Write | 1 | - | 25 | MHz |
| | | Read iCE40LP384 ² | - | 15 | - | MHz |
| f _{MAX} 1 | | Read iCE40LP640, iCE40LP/HX1K ² | - | 15 | - | MHz |
| | | Read iCE40LP/ HX4K ² | - | 15 | - | MHz |
| | | Read iCE40LP/ HX8K ² | - | 15 | - | MHz |
| t _{CCLKH} | CCLK clock pulse width high | | 20 | | — | ns |
| t _{CCLKL} | CCLK clock pulse width low | | 20 | — | — | ns |
| t _{STSU} | CCLK setup time | | 12 | | — | ns |
| t _{STH} | CCLK hold time | | 12 | _ | — | ns |
| t _{STCO} | CCLK falling edge to valid output | | 13 | | — | ns |
| Master SPI | | · | | | | |
| f _{MCLK} | | Off | | 0 | — | MHz |
| | MCLK clock frequency | Low Frequency (Default) | _ | 7.5 | _ | MHz |
| | | Medium Frequency ³ | | 24 | - | MHz |
| | | High Frequency ³ | _ | 40 | — | MHz |



Signal Descriptions (Continued)

| Signal Name I/O | | Descriptions | | |
|-----------------|---|--|--|--|
| VPP_FAST | | Optional fast NVCM programming supply. V _{PP_FAST} , used only for fast production programming, must be left floating or unconnected in applications, except CM36 and CM49 packages MUST have the V _{PP_FAST} ball connected to V _{CCIO_0} ball externally. | | |
| VPP_2V5 | — | VPP_2V5 NVCM programming and operating supply | | |



| Part Number | LUTs | Supply Voltage | Package | Leads | Temp. |
|---------------------|------|----------------|--------------------|-------|-------|
| ICE40LP8K-CM121TR1K | 7680 | 1.2 V | Halogen-Free ucBGA | 121 | IND |
| ICE40LP8K-CM225 | 7680 | 1.2 V | Halogen-Free ucBGA | 225 | IND |

High-Performance Industrial Grade Devices, Halogen Free (RoHS) Packaging

| Part Number | LUTs | Supply Voltage | Package | Leads | Temp. |
|-------------------|------|----------------|--------------------|-------|-------|
| ICE40HX1K-CB132 | 1280 | 1.2 V | Halogen-Free csBGA | 132 | IND |
| ICE40HX1K-VQ100 | 1280 | 1.2 V | Halogen-Free VQFP | 100 | IND |
| ICE40HX1K-TQ144 | 1280 | 1.2 V | Halogen-Free TQFP | 144 | IND |
| ICE40HX4K-BG121 | 3520 | 1.2 V | Halogen-Free caBGA | 121 | IND |
| ICE40HX4K-BG121TR | 3520 | 1.2 V | Halogen-Free caBGA | 121 | IND |
| ICE40HX4K-CB132 | 3520 | 1.2 V | Halogen-Free csBGA | 132 | IND |
| ICE40HX4K-TQ144 | 3520 | 1.2 V | Halogen-Free TQFP | 144 | IND |
| ICE40HX8K-BG121 | 7680 | 1.2 V | Halogen-Free caBGA | 121 | IND |
| ICE40HX8K-BG121TR | 7680 | 1.2 V | Halogen-Free caBGA | 121 | IND |
| ICE40HX8K-CB132 | 7680 | 1.2 V | Halogen-Free csBGA | 132 | IND |
| ICE40HX8K-CM225 | 7680 | 1.2 V | Halogen-Free ucBGA | 225 | IND |
| ICE40HX8K-CT256 | 7680 | 1.2 V | Halogen-Free caBGA | 256 | IND |