

Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Active
Number of LABs/CLBs	440
Number of Logic Elements/Cells	3520
Total RAM Bits	81920
Number of I/O	107
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	144-LQFP
Supplier Device Package	144-TQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/ice40hx4k-tq144

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# iCE40 LP/HX Family Data Sheet Introduction

#### March 2017

## **Features**

- Flexible Logic Architecture
  - Five devices with 384 to 7,680 LUT4s and 10 to 206 I/Os
- Ultra Low Power Devices
  - Advanced 40 nm low power process
  - As low as 21 µA standby power
  - Programmable low swing differential I/Os

#### Embedded and Distributed Memory

- Up to 128 kbits sysMEM<sup>™</sup> Embedded Block RAM
- Pre-Engineered Source Synchronous I/O
- DDR registers in I/O cells
- High Current LED Drivers
  - Three High Current Drivers used for three different LEDs or one RGB LED
- High Performance, Flexible I/O Buffer
  - Programmable sysIO<sup>™</sup> buffer supports wide range of interfaces:
    - LVCMOS 3.3/2.5/1.8
    - LVDS25E, subLVDS

- Schmitt trigger inputs, to 200 mV typical hysteresis
- Programmable pull-up mode
- Flexible On-Chip Clocking
  - · Eight low-skew global clock resources
  - Up to two analog PLLs per device
- Flexible Device Configuration
  - SRAM is configured through:
    - Standard SPI Interface
    - Internal Nonvolatile Configuration Memory (NVCM)
- Broad Range of Package Options
  - WLCSP, QFN, VQFP, TQFP, ucBGA, caBGA, and csBGA package options
  - Small footprint package options — As small as 1.40 mm x 1.48 mm
  - Advanced halogen-free packaging

Part Number		LP384	LP640	LP1K	LP4K	LP8K	HX1K	HX4K	HX8K
Logic Cells (LUT + Flip-Flop)		384	640	1,280	3,520	7,680	1,280	3,520	7,680
RAM4K Memory Blocks		0	8	16	20	32	16	20	32
RAM4K RAM bits		0	32K	64K	80K	128K	64K	80K	128K
Phase-Locked Loops (PLLs)		0	0	<b>1</b> <sup>1</sup>	2 <sup>2</sup>	2 <sup>2</sup>	<b>1</b> <sup>1</sup>	2	2
Maximum Programmable I/C	Pins	63	25	95	167	178	95	95	206
Maximum Differential Input F	Pairs	8	3	12	20	23	11	12	26
High Current LED Drivers		0 3 3 0 0 0 0				0			
Package	Code		•	Programn	hable I/O:	Max Inputs	(LVDS25)		
16 WLCSP (1.40 mm x 1.48 mm, 0.35 mm)	SWG16		10(0) <sup>1</sup>	10(0) <sup>1</sup>					
32 QFN (5 mm x 5 mm, 0.5 mm)	SG32	21(3)							
36 ucBGA (2.5 mm x 2.5 mm, 0.4 mm)	CM36	25(3)		25(3) <sup>1</sup>					
49 ucBGA (3 mm x 3 mm, 0.4 mm)	CM49	37(6)		35(5) <sup>1</sup>					
81 ucBGA (4 mm x 4 mm, 0.4 mm)	CM81			63(8)	63(9) <sup>2</sup>	63(9) <sup>2</sup>			
81 csBGA (5 mm x 5 mm, 0.5 mm)	CB81			62(9) <sup>1</sup>					

#### Table 1-1. iCE40 Family Selection Guide

© 2017 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

#### Data Sheet DS1040



#### Table 2-3. PLL Signal Descriptions

Signal Name	Direction	Description
REFERENCECLK	Input	Input reference clock
BYPASS	Input	When FEEDBACK_PATH is set to SIMPLE, the BYPASS control selects which clock sig- nal connects to the PLLOUT output.
DTFASS	mput	0 = PLL generated signal 1 = REFERENCECLK
EXTFEEDBACK	Input	External feedback input to PLL. Enabled when the FEEDBACK_PATH attribute is set to EXTERNAL.
DYNAMICDELAY[3:0]	Input	Fine delay adjustment control inputs. Enabled when DELAY_ADJUSTMENT_MODE is set to DYNAMIC.
LATCHINPUTVALUE	Input	When enabled, forces the PLL into low-power mode; PLL output is held static at the last input clock value. Set ENABLE ICEGATE_PORTA and PORTB to '1' to enable.
PLLOUTGLOBAL	Output	Output from the Phase-Locked Loop (PLL). Drives a global clock network on the FPGA. The port has optimal connections to global clock buffers GBUF4 and GBUF5.
PLLOUTCORE	Output	Output clock generated by the PLL, drives regular FPGA routing. The frequency gener- ated on this output is the same as the frequency of the clock signal generated on the PLLOUTLGOBAL port.
LOCK	Output	When High, indicates that the PLL output is phase aligned or locked to the input reference clock.
RESET	Input	Active low reset.

### sysMEM Embedded Block RAM Memory

Larger iCE40 device includes multiple high-speed synchronous sysMEM Embedded Block RAMs (EBRs), each 4 kbit in size. This memory can be used for a wide variety of purposes including data buffering, and FIFO.

#### sysMEM Memory Block

The sysMEM block can implement single port, pseudo dual port, or FIFO memories with programmable logic resources. Each block can be used in a variety of depths and widths as shown in Table 2-4.

Block RAM Configuration	Block RAM Configuration and Size	WADDR Port Size (Bits)	WDATA Port Size (Bits)	RADDR Port Size (Bits)	RDATA Port Size (Bits)	MASK Port Size (Bits)
SB_RAM256x16 SB_RAM256x16NR SB_RAM256x16NW SB_RAM256x16NRNW	256x16 (4K)	8 [7:0]	16 [15:0]	8 [7:0]	16 [15:0]	16 [15:0]
SB_RAM512x8 SB_RAM512x8NR SB_RAM512x8NW SB_RAM512x8NRNW	512x8 (4K)	9 [8:0]	8 [7:0]	9 [8:0]	8 [7:0]	No Mask Port
SB_RAM1024x4 SB_RAM1024x4NR SB_RAM1024x4NW SB_RAM1024x4NRNW	1024x4 (4K)	10 [9:0]	4 [3:0]	10 [9:0]	4 [3:0]	No Mask Port
SB_RAM2048x2 SB_RAM2048x2NR SB_RAM2048x2NW SB_RAM2048x2NRNW	2048x2 (4K)	11 [10:0]	2 [1:0]	11 [10:0]	2 [1:0]	No Mask Port

Table 2-4. sysMEM Block Configurations<sup>1</sup>

1. For iCE40 EBR primitives with a negative-edged Read or Write clock, the base primitive name is appended with a 'N' and a 'R' or 'W' depending on the clock that is affected.



#### **RAM Initialization and ROM Operation**

If desired, the contents of the RAM can be pre-loaded during device configuration.

By preloading the RAM block during the chip configuration cycle and disabling the write controls, the sysMEM block can also be utilized as a ROM.

Note the sysMEM Embedded Block RAM Memory address 0 cannot be initialized.

#### **Memory Cascading**

Larger and deeper blocks of RAM can be created using multiple EBR sysMEM Blocks.

#### RAM4k Block

Figure 2-4 shows the 256x16 memory configurations and their input/output names. In all the sysMEM RAM modes, the input data and addresses for the ports are registered at the input of the memory array.

#### Figure 2-4. sysMEM Memory Primitives




Table 2-5. EBR Signal Descriptions

Signal Name	Direction	Description
WDATA[15:0]	Input	Write Data input.
MASK[15:0]	Input	Masks write operations for individual data bit-lines. 0 = write bit; 1 = don't write bit
WADDR[7:0]	Input	Write Address input. Selects one of 256 possible RAM locations.
WE	Input	Write Enable input.
WCLKE	Input	Write Clock Enable input.
WCLK	Input	Write Clock input. Default rising-edge, but with falling-edge option.
RDATA[15:0]	Output	Read Data output.
RADDR[7:0]	Input	Read Address input. Selects one of 256 possible RAM locations.
RE	Input	Read Enable input.
RCLKE	Input	Read Clock Enable input.
RCLK	Input	Read Clock input. Default rising-edge, but with falling-edge option.

For further information on the sysMEM EBR block, please refer to TN1250, Memory Usage Guide for iCE40 Devices.



## syslO


### **Buffer Banks**

iCE40 devices have up to four I/O banks with independent  $V_{CCIO}$  rails with an additional configuration bank  $V_{CC}$  SPI for the SPI I/Os.

#### Programmable I/O (PIO)

The programmable logic associated with an I/O is called a PIO. The individual PIO are connected to their respective sysIO buffers and pads. The PIOs are placed on all four sides of the device.

#### Figure 2-5. I/O Bank and Programmable I/O Cell



The PIO contains three blocks: an input register block, output register block iCEgate<sup>™</sup> and tri-state register block. To save power, the optional iCEgate<sup>™</sup> latch can selectively freeze the state of individual, non-registered inputs within an I/O bank. Note that the freeze signal is common to the bank. These blocks can operate in a variety of modes along with the necessary clock and selection logic.

#### Input Register Block

The input register blocks for the PIOs on all edges contain registers that can be used to condition high-speed interface signals before they are passed to the device core. In Generic DDR mode, two registers are used to sample the data on the positive and negative edges of the system clock signal, creating two data streams.


#### **Output Register Block**

The output register block can optionally register signals from the core of the device before they are passed to the sysIO buffers. In Generic DDR mode, two registers are used to capture the data on the positive and negative edge of the system clock and then muxed creating one data stream.

Figure 2-6 shows the input/output register block for the PIOs.



### Figure 2-6. iCE I/O Register Block Diagram






Table 2-6. PIO Signal List

Pin Name	I/O Type	Description
OUTPUT_CLK	Input	Output register clock
CLOCK_ENABLE	Input	Clock enable
INPUT_CLK	Input	Input register clock
OUTPUT_ENABLE	Input	Output enable
D_OUT_0/1	Input	Data from the core
D_IN_0/1	Output	Data to the core
LATCH_INPUT_VALUE	Input	Latches/holds the Input Value

## sysIO Buffer

Each I/O is associated with a flexible buffer referred to as a sysIO buffer. These buffers are arranged around the periphery of the device in groups referred to as banks. The sysIO buffers allow users to implement a wide variety of standards that are found in today's systems including LVCMOS and LVDS25.

High Current LED Drivers combine three sysIO buffers together. This allows for programmable drive strength. This also allows for high current drivers that are ideal to drive three white LEDs, or one RGB LED. Each bank is capable of supporting multiple I/O standards including single-ended LVCMOS buffers and differential LVDS25E output buf-



fers. Bank 3 additionally supports differential LVDS25 input buffers. Each sysIO bank has its own dedicated power supply.

#### Typical I/O Behavior During Power-up

The internal power-on-reset (POR) signal is deactivated when  $V_{CC}$ ,  $V_{CCIO_2}$ ,  $V_{PP_2V5}$ , and  $V_{CC_SP1}$  have reached the level defined in the Power-On-Reset Voltage table in the DC and Switching Characteristics section of this data sheet. After the POR signal is deactivated, the FPGA core logic becomes active. It is the user's responsibility to ensure that all  $V_{CCIO}$  banks are active with valid input logic levels to properly control the output logic states of all the I/O banks that are critical to the application. The default configuration of the I/O pins in a device prior to configuration is tri-stated with a weak pull-up to  $V_{CCIO}$ . The I/O pins will maintain the pre-configuration state until  $V_{CC}$  and  $V_{CCIO}$  (for I/O banks containing configuration I/Os) have reached levels, at which time the I/Os will take on the software user-configured settings only after a proper download/configuration. Unused IOs are automatically blocked and the pullup termination is disabled.

#### **Supported Standards**

The iCE40 sysIO buffer supports both single-ended and differential input standards. The single-ended standard supported is LVCMOS. The buffer supports the LVCMOS 1.8, 2.5, and 3.3 V standards. The buffer has individually configurable options for bus maintenance (weak pull-up or none). The High Current output buffer have individually configurable options for drive strength.

Table 2-7 and Table 2-8 show the I/O standards (together with their supply and reference voltages) supported by the iCE40 devices.

Input Standard	V <sub>CCIO</sub> (Typical)					
input Standard	3.3 V	2.5 V	1.8 V			
Single-Ended Interfaces		•				
LVCMOS33	Yes					
LVCMOS25		Yes				
LVCMOS18			Yes			
Differential Interfaces		•				
LVDS251		Yes				
subLVDS <sup>1</sup>			Yes			

#### Table 2-7. Supported Input Standards

1. Bank 3 only.

#### Table 2-8. Supported Output Standards

Output Standard	V <sub>CCIO</sub> (Typical)
Single-Ended Interfaces	
LVCMOS33	3.3
LVCMOS25	2.5
LVCMOS18	1.8
Differential Interfaces	
LVDS25E1	2.5
subLVDSE <sup>1</sup>	1.8

1. These interfaces can be emulated with external resistors in all devices.

## Non-Volatile Configuration Memory

All iCE40 devices provide a Non-Volatile Configuration Memory (NVCM) block which can be used to configure the device.

For more information on the NVCM, please refer to TN1248, iCE40 Programming and Configuration Usage Guide.



## Power On Reset

iCE40 devices have power-on reset circuitry to monitor  $V_{CC}$ ,  $V_{CCIO_2}$ ,  $V_{PP_2V5}$ , and  $V_{CC_SPI}$  voltage levels during power-up and operation. At power-up, the POR circuitry monitors  $V_{CC}$ ,  $V_{CCIO_2}$ ,  $V_{PP_2V5}$ , and  $V_{CC_SPI}$  (controls configuration) voltage levels. It then triggers download from the on-chip NVCM or external Flash memory after reaching the power-up levels specified in the Power-On-Reset Voltage table in the DC and Switching Characteristics section of this data sheet. Before and during configuration, the I/Os are held in tri-state. I/Os are released to user functionality once the device has finished configuration.

# **Programming and Configuration**

This section describes the programming and configuration of the iCE40 family.

#### **Device Programming**

The NVCM memory can be programmed through the SPI port.

#### **Device Configuration**

There are various ways to configure the Configuration RAM (CRAM) including:

- 1. Internal NVCM Download
- 2. From a SPI Flash (Master SPI mode)
- 3. System microprocessor to drive a Serial Slave SPI port (SSPI mode)

The image to configure the CRAM can be selected by the user on power up (Cold Boot) or once powered up (Warm Boot).

For more details on programming and configuration, see TN1248, iCE40 Programming and Configuration Usage Guide.

## **Power Saving Options**

iCE40 devices are available in two options for maximum flexibility: LP and HX devices. The LP devices have ultra low static and dynamic power consumption. HX devices are designed to provide high performance. Both the LP and the HX devices operate at 1.2 V  $V_{CC}$ .

iCE40 devices feature iCEGate and PLL low power mode to allow users to meet the static and dynamic power requirements of their applications. While these features are available in both device types, these features are mainly intended for use with iCE40 LP devices to manage power consumption.

Table 2-9. iCE40 Power Saving Features Description

Device Subsystem	Feature Description				
	When LATCHINPUTVALUE is enabled, forces the PLL into low-power mode; PLL output held static at last input clock value.				
	To save power, the optional iCEgate latch can selectively freeze the state of individual, non-regis- tered inputs within an I/O bank. Registered inputs are effectively frozen by their associated clock or clock-enable control.				



# Programming NVCM Supply Current – HX Devices<sup>1, 2, 3, 4</sup>

Symbol	Parameter	Device	Typ. V <sub>CC</sub> ⁵	Units
		iCE40HX1K	278	μΑ
I <sub>CC</sub>	Core Power Supply	iCE40HX4K	1174	μΑ
		iCE40HX8K	1174	μΑ
I <sub>CCPLL</sub> <sup>6</sup>	PLL Power Supply	All devices	0.5	μA
I <sub>PP_2V5</sub>	NVCM Power Supply	All devices	2.5	mA
I <sub>CCIO<sup>7</sup>, I<sub>CC_SPI</sub></sub>	Bank Power Supply⁵	All devices	3.5	mA

1. Assumes all inputs are held at  $V_{CCIO}$  or GND and all outputs are tri-stated.

2. Typical user pattern.

3. SPI programming is at 8 MHz.

4.  $T_J = 25$  °C, power supplies at nominal voltage.

5. Per bank.  $V_{CCIO}$  = 2.5 V. Does not include pull-up.

6. V<sub>CCPLL</sub> is tied to V<sub>CC</sub> internally in packages without PLLs pins.

7. V<sub>PP FAST</sub>, used only for fast production programming, must be left floating or unconnected in applications.

# **Peak Startup Supply Current – LP Devices**

Symbol	Parameter	Device	Max	Units
		iCE40LP384	7.7	mA
		iCELP640	6.4	mA
I <sub>CCPEAK</sub>	Core Power Supply	iCE40LP1K	6.4	mA
		iCE40LP4K	15.7	mA
		iCE40LP8K	15.7	mA
		iCE40LP1K	1.5	mA
1, 2, 4	PLL Power Supply	iCELP640	1.5	mA
I <sub>CCPLLPEAK</sub> <sup>1, 2, 4</sup>		iCE40LP4K	8.0	mA
		iCE40LP8K	8.0	mA
		iCE40LP384	3.0	mA
		iCELP640	7.7	mA
I <sub>PP_2V5PEAK</sub>	NVCM Power Supply	iCE40LP1K	7.7	mA
		iCE40LP4K	4.2	mA
		iCE40LP8K	4.2	mA
		iCE40LP384	5.7	mA
IPP_FASTPEAK <sup>3</sup>	NVCM Programming Supply	iCELP640	8.1	mA
		iCE40LP1K	8.1	mA
		iCE40LP384	8.4	mA
		iCELP640	3.3	mA
I <sub>CCIOPEAK</sub> <sup>5</sup> , I <sub>CC_SPIPEAK</sub>	Bank Power Supply	iCE40LP1K	3.3	mA
PP_2V5PEAK		iCE40LP4K	8.2	mA
		iCE40LP8K	8.2	mA

1. No PLL available on the iCE40LP384 and iCE40LP640 device.

2. V<sub>CCPLL</sub> is tied to V<sub>CC</sub> internally in packages without PLLs pins.

3. V<sub>PP\_FAST</sub>, used only for fast production programming, must be left floating or unconnected in applications, except CM36 and CM49 packages MUST have the V<sub>PP\_FAST</sub> ball connected to V<sub>CCIO\_0</sub> ball externally.

4. While no PLL is available in the iCE40-LP640 the I<sub>CCPLLPEAK</sub> is additive to I<sub>CCPEAK</sub>.

5. iCE40LP384 requires V<sub>CC</sub> to be greater than 0.7 V when V<sub>CCIO</sub> and V<sub>CC\_SPI</sub> are above GND.



# sysIO Differential Electrical Characteristics

The LVDS25E/subLVDSE differential output buffers are available on all banks but the LVDS/subLVDS input buffers are only available on Bank 3 of iCE40 devices.

# LVDS25

## **Over Recommended Operating Conditions**

Parameter Symbol	Parameter Description	Test Conditions	Min.	Тур.	Max.	Units
V <sub>INP,</sub> V <sub>INM</sub>	Input Voltage	$V_{CCIO}^{1} = 2.5$	0	—	2.5	V
V <sub>THD</sub>	Differential Input Threshold		250	350	450	mV
V <sub>CM</sub>	Input Common Mode Voltage	$V_{\rm CCIO}^{1} = 2.5$	(V <sub>CCIO</sub> /2) - 0.3	$V_{CCIO}/2$	$(V_{CCIO}/2) + 0.3$	V
I <sub>IN</sub>	Input Current	Power on	—	—	±10	μΑ

1. Typical.

## subLVDS

### **Over Recommended Operating Conditions**

Parameter Symbol	Parameter Description	Parameter Description Test Conditions Min.		Тур.	Max.	Units
V <sub>INP,</sub> V <sub>INM</sub>	Input Voltage	$V_{CCIO}^{1} = 1.8$	0		1.8	V
V <sub>THD</sub>	Differential Input Threshold		100	150	200	mV
V <sub>CM</sub>	Input Common Mode Voltage	$V_{CCIO}^{1} = 1.8$	(V <sub>CCIO</sub> /2) - 0.25	$V_{CCIO}/2$	$(V_{CCIO}/2) + 0.25$	V
I <sub>IN</sub>	Input Current	Power on	—		±10	μΑ

1. Typical.



# SubLVDS Emulation

The iCE40 family supports the differential subLVDS standard. The output standard is emulated using complementary LVCMOS outputs in conjunction with resistors across the driver outputs on all banks of the devices. The sub-LVDS input standard is supported by the LVDS25 differential input buffer. The scheme shown in Figure 3-2 is one possible solution for subLVDSE output standard implementation. Use LVDS25E mode with suggested resistors for subLVDSE operation. Resistor values in Figure 3-2 are industry standard values for 1% resistors.

#### Figure 3-2. subLVDSE




Table 3-2. subLVDSE DC Conditions

Parameter	Description	Тур.	Units
Z <sub>OUT</sub>	Output impedance	20	Ohms
R <sub>S</sub>	Driver series resistor	270	Ohms
R <sub>P</sub>	Driver parallel resistor	120	Ohms
R <sub>T</sub>	Receiver termination	100	Ohms
V <sub>OH</sub>	Output high voltage	1.43	V
V <sub>OL</sub>	Output low voltage	1.07	V
V <sub>OD</sub>	Output differential voltage	0.35	V
V <sub>CM</sub>	Output common mode voltage	0.9	V
Z <sub>BACK</sub>	Back impedance	100.5	Ohms
I <sub>DC</sub>	DC output current	2.8	mA

#### **Over Recommended Operating Conditions**



# iCE40 External Switching Characteristics – LP Devices <sup>1, 2</sup>

## **Over Recommended Operating Conditions**

Parameter	Description	Device	Min.	Max.	Units
Clocks					
Global Clocks					
f <sub>MAX_GBUF</sub>	Frequency for Global Buffer Clock network	All iCE40LP devices	—	275	MHz
t <sub>W_GBUF</sub>	Clock Pulse Width for Global Buffer	All iCE40LP devices	0.92	—	ns
		iCE40LP384	-	370	ps
		iCE40LP640	-	230	ps
t <sub>SKEW_GBUF</sub>	Global Buffer Clock Skew Within a Device	iCE40LP1K	-	230	ps
		iCE40LP4K	-	340	ps
		iCE40LP8K	-	340	ps
Pin-LUT-Pin Propa	agation Delay			1	1
t <sub>PD</sub>	Best case propagation delay through one LUT-4	All iCE40LP devices	—	9.36	ns
General I/O Pin Pa	rameters (Using Global Buffer Clock withou	it PLL) <sup>3</sup>			
		iCE40LP384	_	300	ps
		iCE40LP640	—	200	ps
t <sub>SKEW_</sub> IO	Data bus skew across a bank of IOs	iCE40LP1K		200	ps
		iCE40LP4K		280	ps
		iCE40LP8K		280	ps
		iCE40LP384		6.33	ns
		iCE40LP640		5.91	ns
t <sub>co</sub>	Clock to Output - PIO Output Register	iCE40LP1K		5.91	ns
		iCE40LP4K		6.58	ns
		iCE40LP8K		6.58	ns
		iCE40LP384	-0.08	_	ns
		iCE40LP640	-0.33	_	ns
t <sub>SU</sub>	Clock to Data Setup - PIO Input Register	iCE40LP1K	-0.33	_	ns
		iCE40LP4K	-0.63	_	ns
		iCE40LP8K	-0.63	_	ns
		iCE40LP384	1.99	_	ns
		iCE40LP640	2.81	_	ns
t <sub>H</sub>	Clock to Data Hold - PIO Input Register	iCE40LP1K	2.81	_	ns
		iCE40LP4K	3.48	—	ns
		iCE40LP8K	3.48	—	ns
General I/O Pin Pa	arameters (Using Global Buffer Clock with P	LL) <sup>3</sup>	I	1	1
		iCE40LP1K	_	2.20	ns
t <sub>COPLL</sub>	Clock to Output - PIO Output Register	iCE40LP4K		2.30	ns
		iCE40LP8K	— —	2.30	ns
		iCE40LP1K	5.23	—	ns
t <sub>SUPLL</sub>	Clock to Data Setup - PIO Input Register	iCE40LP4K	6.13	—	ns
		iCE40LP8K	6.13		ns



# iCE40 External Switching Characteristics – HX Devices <sup>1, 2</sup>

## **Over Recommended Operating Conditions**

Parameter	Description	Device	Min.	Max.	Units
Clocks					
Primary Clocks					
f <sub>MAX_GBUF</sub>	Frequency for Global Buffer Clock network	All iCE40HX devices	—	275	MHz
tw_gbuf	Clock Pulse Width for Global Buffer	All iCE40HX devices	0.88	—	ns
_		iCE40HX1K	-	727	ps
t <sub>SKEW_GBUF</sub>	Global Buffer Clock Skew Within a Device	iCE40HX4K	—	300	ps
_		iCE40HX8K	—	300	ps
Pin-LUT-Pin Prop	agation Delay				
t <sub>PD</sub>	Best case propagation delay through one LUT-4	All iCE40 HX devices	—	7.30	ns
General I/O Pin Pa	arameters (Using Global Buffer Clock witho	ut PLL)		1	
		iCE40HX1K	—	696	ps
t <sub>SKEW_IO</sub>	Data bus skew across a bank of IOs	iCE40HX4K	—	290	ps
		iCE40HX8K	—	290	ps
		iCE40HX1K	—	5.00	ns
t <sub>co</sub>	Clock to Output - PIO Output Register	iCE40HX4K	-	5.41	ns
		iCE40HX8K	—	5.41	ns
		iCE40HX1K	-0.23		ns
t <sub>SU</sub>	Clock to Data Setup - PIO Input Register	iCE40HX4K	-0.43	—	ns
		iCE40HX8K	-0.43		ns
		iCE40HX1K	1.92		ns
t <sub>H</sub>	Clock to Data Hold - PIO Input Register	iCE40HX4K	2.38	—	ns
		iCE40HX8K	2.38	—	ns
General I/O Pin Pa	arameters (Using Global Buffer Clock with I	PLL) <sup>3</sup>	•		•
		iCE40HX1K	—	2.96	ns
t <sub>COPLL</sub>	Clock to Output - PIO Output Register	iCE40HX4K	_	2.51	ns
		iCE40HX8K	_	2.51	ns
		iCE40HX1K	3.10	—	ns
t <sub>SUPLL</sub>	Clock to Data Setup - PIO Input Register	iCE40HX4K	4.16	—	ns
		iCE40HX8K	4.16	—	ns
		iCE40HX1K	-0.60	—	ns
t <sub>HPLL</sub>	Clock to Data Hold - PIO Input Register	iCE40HX4K	-0.53	—	ns
		iCE40HX8K	-0.53	—	ns

1. Exact performance may vary with device and design implementation. Commercial timing numbers are shown at 85 °C and 1.14 V. Other operating conditions, including industrial, can be extracted from the iCECube2 software.

2. General I/O timing numbers based on LVCMOS 2.5, 0pf load.

3. Supported on devices with a PLL.



# sysCLOCK PLL Timing

#### **Over Recommended Operating Conditions**

Parameter	Descriptions	Conditions	Min.	Max.	Units
f <sub>IN</sub>	Input Clock Frequency (REFERENCECLK, EXTFEEDBACK)		10	133	MHz
f <sub>OUT</sub>	Output Clock Frequency (PLLOUT)		16	275	MHz
f <sub>VCO</sub>	PLL VCO Frequency		533	1066	MHz
f <sub>PFD</sub>	Phase Detector Input Frequency		10	133	MHz
AC Characteris	tics		-		
t	Output Clock Duty Cycle	f <sub>OUT</sub> < 175 MHz	40	50	%
t <sub>DT</sub>	Output Clock Duty Cycle	175 MHz < f <sub>OUT</sub> < 275 MHz	35	65	"%
t <sub>PH</sub>	Output Phase Accuracy		—	+/-12	deg
	Output Clock Period Jitter	f <sub>OUT</sub> <= 100 MHz	_	450	ps p-p
		f <sub>OUT</sub> > 100 MHz	—	0.05	UIPP
+ 1,5	Output Clock Cycle-to-cycle Jitter	f <sub>OUT</sub> <= 100 MHz	—	750	ps p-p
t <sub>OPJIT</sub> <sup>1, 5</sup>	Output Clock Cycle-10-Cycle Siller	f <sub>OUT</sub> > 100 MHz	_	0.10	UIPP
	Output Clock Phase Jitter	f <sub>PFD</sub> <= 25 MHz	_	275	ps p-p
	Ouput Clock Phase Siller	f <sub>PFD</sub> > 25 MHz		0.05	UIPP
t <sub>W</sub>	Output Clock Pulse Width	At 90% or 10%	1.3	—	ns
t <sub>LOCK</sub> <sup>2, 3</sup>	PLL Lock-in Time		_	50	us
t <sub>UNLOCK</sub>	PLL Unlock Time		_	50	ns
<b>+</b> 4	Input Clock Period Jitter	$f_{PFD} \ge 20 \text{ MHz}$	_	1000	ps p-p
t <sub>IPJIT</sub> ⁴	Input Clock Feriod Siller	f <sub>PFD</sub> < 20 MHz	_	0.02	UIPP
t <sub>FDTAP</sub>	Fine Delay adjustment, per Tap		147	195	ps
t <sub>STABLE</sub> <sup>3</sup>	LATCHINPUTVALUE LOW to PLL Stable		—	500	ns
t <sub>STABLE_PW</sub> <sup>3</sup>	LATCHINPUTVALUE Pulse Width		—	100	ns
t <sub>RST</sub>	RESET Pulse Width		10	—	ns
t <sub>RSTREC</sub>	RESET Recovery Time		10	—	us
t <sub>DYNAMIC_WD</sub>	DYNAMICDELAY Pulse Width		100	_	VCO Cycles
t	Propagation delay with the PLL in bypass	iCE40LP	1.18	4.68	ns
t <sub>PDBYPASS</sub>	mode	iCE40HX	1.73	4.07	ns

1. Period jitter sample is taken over 10,000 samples of the primary PLL output with a clean reference clock. Cycle-to-cycle jitter is taken over 1000 cycles. Phase jitter is taken over 2000 cycles. All values per JESD65B.

2. Output clock is valid after  $t_{\mbox{LOCK}}$  for PLL reset and dynamic delay adjustment.

3. At minimum  $f_{PFD}$ . As the  $f_{PFD}$  increases the time will decrease to approximately 60% the value listed.

4. Maximum limit to prevent PLL unlock from occurring. Does not imply the PLL will operate within the output specifications listed in this table.

5. The jitter values will increase with loading of the PLD fabric and in the presence of SSO noise.



# SPI Master or NVCM Configuration Time<sup>1, 2</sup>

Symbol	Parameter	Conditions	Тур.	Units
	-	iCE40LP384 - Low Frequency (Default)	25	ms
		iCE40LP384 - Medium Frequency	15	ms
		iCE40LP384 - High Frequency	11	ms
		iCE40LP640 - Low Frequency (Default)	53	ms
		iCE40LP640 - Medium Frequency	25	ms
		iCE40LP640 - High Frequency	13	ms
		iCE40LP/HX1K - Low Frequency (Default)	53	ms
t <sub>CONFIG</sub>	POR/CRESET_B to Device I/O Active	iCE40LP/HX1K - Medium Frequency	25	ms
		iCE40LP/HX1K - High Frequency	13	ms
		iCE40LP/HX4K - Low Frequency (Default)	230	ms
		iCE40LP/HX4K - Medium Frequency	110	ms
		iCE40LP/HX4K - High Frequency	70	ms
		iCE40LP/HX8K - Low Frequency (Default)	230	ms
		iCE40LP/HX8K - Medium Frequency	110	ms
		iCE40LP/HX8K - High Frequency	70	ms

1. Assumes sysMEM Block is initialized to an all zero pattern if they are used.

2. The NVCM download time is measured with a fast ramp rate starting from the maximum voltage of POR trip point.



# **Switching Test Conditions**

Figure 3-3 shows the output test load used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are shown in Table 3-3.

### Figure 3-3. Output Test Load, LVCMOS Standards




Table 3-3. Test Fixture Required Components, Non-Terminated Interfaces

Test Condition	R <sub>1</sub>	CL	Timing Reference	V <sub>T</sub>
			LVCMOS 3.3 = 1.5 V	—
LVCMOS settings (L -> H, H -> L)	×	0 pF	LVCMOS 2.5 = $V_{CCIO}/2$	—
			LVCMOS 1.8 = $V_{CCIO}/2$	—
LVCMOS 3.3 (Z -> H)			1.5	V <sub>OL</sub>
LVCMOS 3.3 (Z -> L)			1.5	V <sub>OH</sub>
Other LVCMOS (Z -> H)	188	0	V <sub>CCIO</sub> /2	V <sub>OL</sub>
Other LVCMOS (Z -> L)	100	0 pF	V <sub>CCIO</sub> /2	V <sub>OH</sub>
LVCMOS (H -> Z)			V <sub>OH</sub> - 0.15	V <sub>OL</sub>
LVCMOS (L -> Z)			V <sub>OL</sub> - 0.15	V <sub>OH</sub>

Note: Output test conditions for all other interfaces are determined by the respective standards.



# iCE40 LP/HX Family Data Sheet Pinout Information

March 2017

Data Sheet DS1040

# **Signal Descriptions**

Signal Name	I/O	Descriptions
General Purpose		
IO[Bank]_[Row/Column Number][A/B]	I/O	[Bank] indicates the bank of the device on which the pad is located. [Number] indicates IO number on the device.
IO[Bank]_[Row/Column Number][A/B]	I/O	[Bank] indicates the bank of the device on which the pad is located. [Number] indicates IO number on the device. [A/B] indicates the differential I/O. 'A' = negative input. 'B' = positive input.
HCIO[Bank]_[Number]	I/O	High Current IO. [Bank] indicates the bank of the device on which the pad is located. [Number] indicates IO number.
NC	—	No connect
GND	—	GND – Ground. Dedicated pins. It is recommended that all GNDs are tied together.
VCC	—	VCC – The power supply pins for core logic. Dedicated pins. It is recommended that all VCCs are tied to the same supply.
VCCIO_x	—	VCCIO – The power supply pins for I/O Bank x. Dedicated pins. All VCCIOs located in the same bank are tied to the same supply.
PLL and Global Functions (	Used as u	ser-programmable I/O pins when not used for PLL or clock pins)
VCCPLLx	_	PLL VCC – Power. Dedicated pins. The PLL requires a separate power and ground that is quiet and stable to reduce the output clock jitter of the PLL.
GNDPLLx	_	PLL GND – Ground. Dedicated pins. The sysCLOCK PLL has the DC ground con- nection made on the FPGA, so the external PLL ground connection (GNDPLL) must NOT be connected to the board's ground.
GBINx	—	Global pads. Two per side.
Programming and Configur	ation	
CBSEL[0:1]	I/O	Dual function pins. I/Os when not used as CBSEL. Optional ColdBoot configuration SELect input, if ColdBoot mode is enabled.
CRESET_B	I	Configuration Reset, active Low. Dedicated input. No internal pull-up resistor. Either actively drive externally or connect a 10 KOhm pull-up resistor to VCCIO_2.
CDONE	I/O	Configuration Done. Includes a permanent weak pull-up resistor to VCCIO_2. If driv- ing external devices with CDONE output, an external pull-up resistor to VCCIO_2 may be required. Refer to the TN1248, iCE40 Programming and Configuration for more details. Following device configuration the iCE40LP640 and iCE40LP1K in the SWG16 package CDONE pin can be used as a user output.
VCC_SPI	—	SPI interface voltage supply input. Must have a valid voltage even if configuring from NVCM.
SPI_SCK	I/O	Input Configuration Clock for configuring an FPGA in Slave SPI mode. Output Configuration Clock for configuring an FPGA configuration modes.
SPI_SS_B	I/O	SPI Slave Select. Active Low. Includes an internal weak pull-up resistor to VCC_SPI during configuration. During configuration, the logic level sampled on this pin determines the configuration mode used by the iCE40 device. An input when sampled at the start of configuration. An input when in SPI Peripheral configuration mode (SPI_SS_B = Low). An output when in Master SPI Flash configuration mode.
SPI_SI	I/O	Slave SPI serial data input and master SPI serial data output
SPI_SO	I/O	Slave SPI serial data output and master SPI serial data input

<sup>© 2017</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



# Pin Information Summary (Continued)

	iCE40LP4K			iCE40LP8K			iCE40HX1K		
	CM81	CM121	CM225	CM81	CM121	CM225	VQ100	CB132	TQ144
General Purpose I/O per	r Bank								
Bank 0	17	23	46	17	23	46	19	24	23
Bank 1	15	21	42	15	21	42	19	25	25
Bank 2	9	19	40	9	19	40	12	20	20
Bank 3	18	26	46	18	26	46	18	22	24
Configuration	4	4	4	4	4	4	4	4	4
Total General Purpose Single Ended I/O	63	93	178	63	93	178	72	95	96
High Current Outputs p	er Bank	•	•			•			•
Bank 0	0	0	0	0	0	0	0	0	0
Bank 1	0	0	0	0	0	0	0	0	0
Bank 2	0	0	0	0	0	0	0	0	0
Bank 3	0	0	0	0	0	0	0	0	0
Total Differential Inputs	0	0	0	0	0	0	0	0	0
Differential Inputs per B	ank								
Bank 0	0	0	0	0	0	0	0	0	0
Bank 1	0	0	0	0	0	0	0	0	0
Bank 2	0	0	0	0	0	0	0	0	0
Bank 3	9	13	23	9	13	23	9	11	12
Total Differential Inputs	9	13	23	9	13	23	9	11	12
Dedicated Inputs per Ba	ank								
Bank 0	0	0	0	0	0	0	0	0	0
Bank 1	0	0	1	0	0	1	0	1	1
Bank 2	2	2	2	2	2	2	2	2	2
Bank 3	0	0	0	0	0	0	0	0	0
Configuration	0	0	0	0	0	0	0	0	0
Total Dedicated Inputs	2	2	3	2	2	3	2	3	3
Vccio Pins				•			•	•	
Bank 0	1	1	3	1	1	3	2	2	2
Bank 1	1	1	3	1	1	3	2	2	2
Bank 2	1	1	3	1	1	3	2	2	2
Bank 3	1	2	4	1	2	4	3	3	2
VCC	3	4	8	3	4	8	4	5	4
VCC_SPI	1	1	1	1	1	1	1	1	1
VPP_2V5	1	1	1	1	1	1	1	1	1
VPP_FAST <sup>1</sup>	1	1	1	1	1	1	1	1	1
VCCPLL	1	2	2	1	2	2	0	1	1
GND	5	12	18	5	12	18	10	14	10
NC	0	0	0	0	0	0	0	2	19
Total Count of Bonded Pins	81	121	225	81	121	225	100	132	144

1. V<sub>PP\_FAST</sub>, used only for fast production programming, must be left floating or unconnected in applications.



Part Number	LUTs	Supply Voltage	Package	Leads	Temp.
ICE40LP8K-CM121TR1K	7680	1.2 V	Halogen-Free ucBGA	121	IND
ICE40LP8K-CM225	7680	1.2 V	Halogen-Free ucBGA	225	IND

# High-Performance Industrial Grade Devices, Halogen Free (RoHS) Packaging

Part Number	LUTs	Supply Voltage	Package	Leads	Temp.
ICE40HX1K-CB132	1280	1.2 V	Halogen-Free csBGA	132	IND
ICE40HX1K-VQ100	1280	1.2 V	Halogen-Free VQFP	100	IND
ICE40HX1K-TQ144	1280	1.2 V	Halogen-Free TQFP	144	IND
ICE40HX4K-BG121	3520	1.2 V	Halogen-Free caBGA	121	IND
ICE40HX4K-BG121TR	3520	1.2 V	Halogen-Free caBGA	121	IND
ICE40HX4K-CB132	3520	1.2 V	Halogen-Free csBGA	132	IND
ICE40HX4K-TQ144	3520	1.2 V	Halogen-Free TQFP	144	IND
ICE40HX8K-BG121	7680	1.2 V	Halogen-Free caBGA	121	IND
ICE40HX8K-BG121TR	7680	1.2 V	Halogen-Free caBGA	121	IND
ICE40HX8K-CB132	7680	1.2 V	Halogen-Free csBGA	132	IND
ICE40HX8K-CM225	7680	1.2 V	Halogen-Free ucBGA	225	IND
ICE40HX8K-CT256	7680	1.2 V	Halogen-Free caBGA	256	IND



# iCE40 LP/HX Family Data Sheet Revision History

March 2017

Data Sheet DS1040

Date	Version	Section	Change Summary
March 2017	Architecture	Updated Features section. Added 121-ball caBGA package for ICE40 HX4K/8K to Table 1-1, iCE40 Family Selection Guide.	
		Architecture	Updated PLB Blocks section. Changed "subtracters" to "subtractors" in the Carry Logic description.
			Updated Clock/Control Distribution Network section. Switched the "Clock Enable" and the "Reset" headings in Table 2-2, Global Buffer (GBUF) Connections to Programmable Logic Blocks.
		Pinout Information	Updated Pin Information Summary section. Added BG121information under iCE40HX4K and iCE40HX8K.
		Ordering Information	Updated iCE40 Part Number Description section. Added Shipping Method and BG121 package under High Performance (HX) Devices.
			Updated Ordering Information section. Added part numbers for BG121 under High-Performance Industrial Grade Devices, Halogen Free (RoHS) Packaging.
		Supplemental Information	Corrected reference to "Package Diagrams Data Sheet".
October 2015	er 2015 3.2 Introduction		Updated Features section. Added footnote to 16 WLCSP Programma- ble I/O: Max Inputs (LVDS25) in Table 1-1, iCE40 Family Selection Guide.
		DC and Switching	Updated sysCLOCK PLL Timing section. Changed t <sub>DT</sub> conditions.
		Characteristics	Updated Programming NVCM Supply Current – LP Devices section. Changed $I_{PP_{2V5}}$ and $I_{CCIO}$ , $I_{CC_{SPI}}$ units.
March 2015	3.1	DC and Switching Characteristics	Updated sysIO Single-Ended DC Electrical Characteristics section. Changed LVCMOS 3.3 and LVCMOS 2. 5 V <sub>OH</sub> Min. (V) from 0.5 to 0.4.
July 2014	3.0	DC and Switching Characteristics	Revised and/or added Typ. V <sub>CC</sub> data in the following sections. — Static Supply Current – LP Devices — Static Supply Current – HX Devices — Programming NVCM Supply Current – LP Devices — Programming NVCM Supply Current – HX Devices In each section table, the footnote indicating Advanced device status was removed.
		Pinout Information	Updated Pin Information Summary section. Added footnote 1 to CM49 under iCE40LP1K.
April 2014	02.9	Ordering Information	Changed "i" to "I" in part number description and ordering part numbers.
			Added part numbers to the Ultra Low Power Industrial Grade Devices, Halogen Free (RoHS) Packaging table.

<sup>© 2017</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Date	Version	Section	Change Summary
February 2014	02.8	Introduction	Updated Features section. — Corrected standby power units. — Included High Current LED Drivers
			Updated Table 1-1, iCE40 Family Selection Guide. — Removed LP384 Programmable I/O for 81 ucBGA package.
		Architecture	Updated Supported Standards section. Added information on High Current LED drivers.
		DC and Switching Characteristics	Corrected typos.
			Added footnote to the Peak Startup Supply Current – LP Devices table.
		Ordering Information	Updated part number description in the Ultra Low Power (LP) Devices section.
			Added part numbers to the Ultra Low Power Industrial Grade Devices, Halogen Free (RoHS) Packaging table.
October 2013	02.7	Introduction	Updated Features list and iCE40 Family Selection Guide table.
		Architecture	Revised iCE40-1K device to iCE40LP/HX1K device.
		DC and Switching Characteristics	Added iCE40LP640 device information.
		Pinout Information	Added iCE40LP640 and iCE40LP1K information.
		Ordering Information	Added iCE40LP640 and iCE40LP1K information.
September 2013	02.6	DC and Switching Characteristics	Updated Absolute Maximum Ratings section.
			Updated sysCLOCK PLL Timing – Preliminary table.
		Pinout Information	Updated Pin Information Summary table.
August 2013	02.5	Introduction	Updated the iCE40 Family Selection Guide table.
		DC and Switching Characteristics	Updated the following tables: — Absolute Maximum Ratings — Power-On-Reset Voltage Levels — Static Supply Current – LP Devices — Static Supply Current – HX Devices — Programming NVCM Supply Current – LP Devices — Programming NVCM Supply Current – HX Devices — Peak Startup Supply Current – LP Devices — sysIO Recommended Operating Conditions — Typical Building Block Function Performance – HX Devices — iCE40 External Switching Characteristics – HX Devices — sysCLOCK PLL Timing – Preliminary — SPI Master or NVCM Configuration Time
		Pinout Information	Updated the Pin Information Summary table.
July 2013	02.4	Introduction	Updated the iCE40 Family Selection Guide table.
		DC and Switching Characteristics	Updated the sysCONFIG Port Timing Specifications table.
			Updated footnote in DC Electrical Characteristics table.
			GDDR tables removed. Support to be provided in a technical note.
		Pinout Information	Updated the Pin Information Summary table.
		Ordering Information	Updated the top-side markings figure.
			Updated the Ultra Low Power Industrial Grade Devices, Halogen Free (RoHS) Packaging table.
May 2013	02.3	DC and Switching Characteristics	Added new data from Characterization.