




Welcome to [E-XFL.COM](https://www.e-xfl.com)

## Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

## Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.


### Details

|                                |                                                                                                                                                                           |
|--------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Active                                                                                                                                                                    |
| Number of LABs/CLBs            | 160                                                                                                                                                                       |
| Number of Logic Elements/Cells | 1280                                                                                                                                                                      |
| Total RAM Bits                 | 65536                                                                                                                                                                     |
| Number of I/O                  | 63                                                                                                                                                                        |
| Number of Gates                | -                                                                                                                                                                         |
| Voltage - Supply               | 1.14V ~ 1.26V                                                                                                                                                             |
| Mounting Type                  | Surface Mount                                                                                                                                                             |
| Operating Temperature          | -40°C ~ 100°C (TJ)                                                                                                                                                        |
| Package / Case                 | 81-VFBGA                                                                                                                                                                  |
| Supplier Device Package        | 81-UCBGA (4x4)                                                                                                                                                            |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/lattice-semiconductor/ice40lp1k-cm81tr1k">https://www.e-xfl.com/product-detail/lattice-semiconductor/ice40lp1k-cm81tr1k</a> |

### PLB Blocks

The core of the iCE40 device consists of Programmable Logic Blocks (PLB) which can be programmed to perform logic and arithmetic functions. Each PLB consists of eight interconnected Logic Cells (LC) as shown in Figure 2-2. Each LC contains one LUT and one register.

**Figure 2-2. PLB Block Diagram**



### Logic Cells

Each Logic Cell includes three primary logic elements shown in Figure 2-2.

- A four-input Look-Up Table (LUT4) builds any combinational logic function, of any complexity, requiring up to four inputs. Similarly, the LUT4 element behaves as a 16x1 Read-Only Memory (ROM). Combine and cascade multiple LUT4s to create wider logic functions.
- A 'D'-style Flip-Flop (DFF), with an optional clock-enable and reset control input, builds sequential logic functions. Each DFF also connects to a global reset signal that is automatically asserted immediately following device configuration.
- Carry Logic boosts the logic efficiency and performance of arithmetic functions, including adders, subtractors, comparators, binary counters and some wide, cascaded logic functions.

**Table 2-1. Logic Cell Signal Descriptions**

| Function | Type             | Signal Names           | Description                                                                                                          |
|----------|------------------|------------------------|----------------------------------------------------------------------------------------------------------------------|
| Input    | Data signal      | I0, I1, I2, I3         | Inputs to LUT4                                                                                                       |
| Input    | Control signal   | Enable                 | Clock enable shared by all LCs in the PLB                                                                            |
| Input    | Control signal   | Set/Reset <sup>1</sup> | Asynchronous or synchronous local set/reset shared by all LCs in the PLB.                                            |
| Input    | Control signal   | Clock                  | Clock one of the eight Global Buffers, or from the general-purpose interconnects fabric shared by all LCs in the PLB |
| Input    | Inter-PLB signal | FCIN                   | Fast carry in                                                                                                        |
| Output   | Data signals     | O                      | LUT4 or registered output                                                                                            |
| Output   | Inter-PFU signal | FCOUT                  | Fast carry out                                                                                                       |

1. If Set/Reset is not used, then the flip-flop is never set/reset, except when cleared immediately after configuration.

## Global Reset Control

The global reset control signal connects to all PLB and PIO flip-flops on the iCE40 device. The global reset signal is automatically asserted throughout the configuration process, forcing all flip-flops to their defined wake-up state. For PLB flip-flops, the wake-up state is always reset, regardless of the PLB flip-flop primitive used in the application.

## sysCLOCK Phase Locked Loops (PLLs)

The sysCLOCK PLLs provide the ability to synthesize clock frequencies. The iCE40 devices have one or more sysCLOCK PLLs. REFERENCECLK is the reference frequency input to the PLL and its source can come from an external I/O pin or from internal routing. EXTFEEDBACK is the feedback signal to the PLL which can come from internal routing or an external I/O pin. The feedback divider is used to multiply the reference frequency and thus synthesize a higher frequency clock output.

The PLLOUT output has an output divider, thus allowing the PLL to generate different frequencies for each output. The output divider can have a value from 1 to 6. The PLLOUT outputs can all be used to drive the iCE40 global clock network directly or general purpose routing resources can be used.

The LOCK signal is asserted when the PLL determines it has achieved lock and de-asserted if a loss of lock is detected. A block diagram of the PLL is shown in Figure 2-3.

The timing of the device registers can be optimized by programming a phase shift into the PLLOUT output clock which will advance or delay the output clock with reference to the REFERENCECLK clock. This phase shift can be either programmed during configuration or can be adjusted dynamically. In dynamic mode, the PLL may lose lock after a phase adjustment on the output used as the feedback source and not relock until the  $t_{LOCK}$  parameter has been satisfied.

For more details on the PLL, see TN1251, [iCE40 sysCLOCK PLL Design and Usage Guide](#).

**Figure 2-3. PLL Diagram**




Table 2-3 provides signal descriptions of the PLL block.

### RAM Initialization and ROM Operation

If desired, the contents of the RAM can be pre-loaded during device configuration.

By preloading the RAM block during the chip configuration cycle and disabling the write controls, the sysMEM block can also be utilized as a ROM.

Note the sysMEM Embedded Block RAM Memory address 0 cannot be initialized.


### Memory Cascading

Larger and deeper blocks of RAM can be created using multiple EBR sysMEM Blocks.

### RAM4k Block

Figure 2-4 shows the 256x16 memory configurations and their input/output names. In all the sysMEM RAM modes, the input data and addresses for the ports are registered at the input of the memory array.

**Figure 2-4. sysMEM Memory Primitives**



**Table 2-5. EBR Signal Descriptions**

| Signal Name | Direction | Description                                                                                 |
|-------------|-----------|---------------------------------------------------------------------------------------------|
| WDATA[15:0] | Input     | Write Data input.                                                                           |
| MASK[15:0]  | Input     | Masks write operations for individual data bit-lines.<br>0 = write bit; 1 = don't write bit |
| WADDR[7:0]  | Input     | Write Address input. Selects one of 256 possible RAM locations.                             |
| WE          | Input     | Write Enable input.                                                                         |
| WCLKE       | Input     | Write Clock Enable input.                                                                   |
| WCLK        | Input     | Write Clock input. Default rising-edge, but with falling-edge option.                       |
| RDATA[15:0] | Output    | Read Data output.                                                                           |
| RADDR[7:0]  | Input     | Read Address input. Selects one of 256 possible RAM locations.                              |
| RE          | Input     | Read Enable input.                                                                          |
| RCLKE       | Input     | Read Clock Enable input.                                                                    |
| RCLK        | Input     | Read Clock input. Default rising-edge, but with falling-edge option.                        |

For further information on the sysMEM EBR block, please refer to TN1250, [Memory Usage Guide for iCE40 Devices](#).

### Power Supply Ramp Rates<sup>1, 2</sup>

| Symbol     | Parameter                                       |                                                                                                | Min. | Max. | Units |
|------------|-------------------------------------------------|------------------------------------------------------------------------------------------------|------|------|-------|
| $t_{RAMP}$ | Power supply ramp rates for all power supplies. | All configuration modes. No power supply sequencing.                                           | 0.40 | 10   | V/ms  |
|            |                                                 | Configuring from Slave SPI. No power supply sequencing.                                        | 0.01 | 10   | V/ms  |
|            |                                                 | Configuring from NVCM. $V_{CC}$ and $V_{PP\_2V5}$ to be powered 0.25 ms before $V_{CC\_SPI}$ . | 0.01 | 10   | V/ms  |
|            |                                                 | Configuring from MSPI. $V_{CC}$ and $V_{PP\_SPI}$ to be powered 0.25 ms before $V_{PP\_2V5}$ . | 0.01 | 10   | V/ms  |

1. Assumes monotonic ramp rates.

2. iCE40LP384 requires  $V_{CC}$  to be greater than 0.7V when  $V_{CCIO}$  and  $V_{CC\_SPI}$  are above GND.

### Power-On-Reset Voltage Levels<sup>1</sup>

| Symbol      | Device                                               | Parameter                                                                                                                           |               | Min. | Max. | Units |
|-------------|------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------|---------------|------|------|-------|
| $V_{PORUP}$ | iCE40LP384                                           | Power-On-Reset ramp-up trip point (band gap based circuit monitoring $V_{CC}$ , $V_{CCIO\_2}$ , $V_{CC\_SPI}$ and $V_{PP\_2V5}$ )   | $V_{CC}$      | 0.67 | 0.99 | V     |
|             |                                                      |                                                                                                                                     | $V_{CCIO\_2}$ | 0.70 | 1.59 | V     |
|             |                                                      |                                                                                                                                     | $V_{CC\_SPI}$ | 0.70 | 1.59 | V     |
|             |                                                      |                                                                                                                                     | $V_{PP\_2V5}$ | 0.70 | 1.59 | V     |
|             | iCE40LP640, iCE40LP/HX1K, iCE40LP/HX4K, iCE40LP/HX8K | Power-On-Reset ramp-up trip point (band gap based circuit monitoring $V_{CC}$ , $V_{CCIO\_2}$ , $V_{CC\_SPI}$ and $V_{PP\_2V5}$ )   | $V_{CC}$      | 0.55 | 0.75 | V     |
|             |                                                      |                                                                                                                                     | $V_{CCIO\_2}$ | 0.86 | 1.29 | V     |
|             |                                                      |                                                                                                                                     | $V_{CC\_SPI}$ | 0.86 | 1.29 | V     |
|             |                                                      |                                                                                                                                     | $V_{PP\_2V5}$ | 0.86 | 1.33 | V     |
| $V_{PORDN}$ | iCE40LP384                                           | Power-On-Reset ramp-down trip point (band gap based circuit monitoring $V_{CC}$ , $V_{CCIO\_2}$ , $V_{CC\_SPI}$ and $V_{PP\_2V5}$ ) | $V_{CC}$      | —    | 0.64 | V     |
|             |                                                      |                                                                                                                                     | $V_{CCIO\_2}$ | —    | 1.59 | V     |
|             |                                                      |                                                                                                                                     | $V_{CC\_SPI}$ | —    | 1.59 | V     |
|             |                                                      |                                                                                                                                     | $V_{PP\_2V5}$ | —    | 1.59 | V     |
|             | iCE40LP640, iCE40LP/HX1K, iCE40LP/HX4K, iCE40LP/HX8K | Power-On-Reset ramp-down trip point (band gap based circuit monitoring $V_{CC}$ , $V_{CCIO\_2}$ , $V_{CC\_SPI}$ and $V_{PP\_2V5}$ ) | $V_{CC}$      | —    | 0.75 | V     |
|             |                                                      |                                                                                                                                     | $V_{CCIO\_2}$ | —    | 1.29 | V     |
|             |                                                      |                                                                                                                                     | $V_{CC\_SPI}$ | —    | 1.29 | V     |
|             |                                                      |                                                                                                                                     | $V_{PP\_2V5}$ | —    | 1.33 | V     |

1. These POR trip points are only provided for guidance. Device operation is only characterized for power supply voltages specified under recommended operating conditions.

### ESD Performance

Please refer to the [iCE40 Product Family Qualification Summary](#) for complete qualification data, including ESD performance.

### DC Electrical Characteristics

#### Over Recommended Operating Conditions

| Symbol                              | Parameter                                    | Condition                                                                                       | Min. | Typ. | Max.  | Units   |
|-------------------------------------|----------------------------------------------|-------------------------------------------------------------------------------------------------|------|------|-------|---------|
| $I_{IL}, I_{IH}^{1, 3, 4, 5, 6, 7}$ | Input or I/O Leakage                         | $0V < V_{IN} < V_{CCIO} + 0.2V$                                                                 | —    | —    | +/-10 | $\mu A$ |
| $C_1^{6, 7}$                        | I/O Capacitance <sup>2</sup>                 | $V_{CCIO} = 3.3V, 2.5V, 1.8V$<br>$V_{CC} = \text{Typ.}, V_{IO} = 0 \text{ to } V_{CCIO} + 0.2V$ | —    | 6    | —     | pf      |
| $C_2^{6, 7}$                        | Global Input Buffer Capacitance <sup>2</sup> | $V_{CCIO} = 3.3V, 2.5V, 1.8V$<br>$V_{CC} = \text{Typ.}, V_{IO} = 0 \text{ to } V_{CCIO} + 0.2V$ | —    | 6    | —     | pf      |
| $V_{HYST}$                          | Input Hysteresis                             | $V_{CCIO} = 1.8V, 2.5V, 3.3V$                                                                   | —    | 200  | —     | mV      |
| $I_{PU}^{6, 7}$                     | Internal PIO Pull-up Current                 | $V_{CCIO} = 1.8V, 0 \leq V_{IN} \leq 0.65 V_{CCIO}$                                             | -3   | —    | -31   | $\mu A$ |
|                                     |                                              | $V_{CCIO} = 2.5V, 0 \leq V_{IN} \leq 0.65 V_{CCIO}$                                             | -8   | —    | -72   | $\mu A$ |
|                                     |                                              | $V_{CCIO} = 3.3V, 0 \leq V_{IN} \leq 0.65 V_{CCIO}$                                             | -11  | —    | -128  | $\mu A$ |

1. Input or I/O leakage current is measured with the pin configured as an input or as an I/O with the output driver tri-stated. It is not measured with the output driver active. Internal pull-up resistors are disabled.
2.  $T_J = 25^\circ C$ ,  $f = 1.0 \text{ MHz}$ .
3. Please refer to  $V_{IL}$  and  $V_{IH}$  in the sysIO Single-Ended DC Electrical Characteristics table of this document.
4. Only applies to IOs in the SPI bank following configuration.
5. Some products are clamped to a diode when  $V_{IN}$  is larger than  $V_{CCIO}$ .
6. High current IOs has three sysIO buffers connected together.
7. The iCE40LP640 and iCE40LP1K SWG16 package has CDONE and a sysIO buffer are connected together.

### Static Supply Current – LP Devices<sup>1, 2, 3, 4</sup>

| Symbol                  | Parameter                                           | Device      | Typ. $V_{CC}^4$ | Units   |
|-------------------------|-----------------------------------------------------|-------------|-----------------|---------|
| $I_{CC}$                | Core Power Supply                                   | iCE40LP384  | 21              | $\mu A$ |
|                         |                                                     | iCE40LP640  | 100             | $\mu A$ |
|                         |                                                     | iCE40LP1K   | 100             | $\mu A$ |
|                         |                                                     | iCE40LP4K   | 250             | $\mu A$ |
|                         |                                                     | iCE40LP8K   | 250             | $\mu A$ |
| $I_{CCPLL}^{5, 6}$      | PLL Power Supply                                    | All devices | 0.5             | $\mu A$ |
| $I_{PP\_2V5}$           | NVCM Power Supply                                   | All devices | 1.0             | $\mu A$ |
| $I_{CCIO}, I_{CC\_SPI}$ | Bank Power Supply <sup>4</sup><br>$V_{CCIO} = 2.5V$ | All devices | 3.5             | $\mu A$ |

1. Assumes blank pattern with the following characteristics: all outputs are tri-stated, all inputs are configured as LVCMOS and held at  $V_{CCIO}$  or GND, on-chip PLL is off. For more detail with your specific design, use the Power Calculator tool. Power specified with master SPI configuration mode. Other modes may be up to 25% higher.
2. Frequency = 0 MHz.
3.  $T_J = 25^\circ C$ , power supplies at nominal voltage.
4. Does not include pull-up.
5. No PLL available on the iCE40LP384 and iCE40LP640 device.
6.  $V_{CCPLL}$  is tied to  $V_{CC}$  internally in packages without PLLs pins.

**Static Supply Current – HX Devices<sup>1, 2, 3, 4</sup>**

| Symbol                  | Parameter                                            | Device      | Typ. $V_{CC}^4$ | Units   |
|-------------------------|------------------------------------------------------|-------------|-----------------|---------|
| $I_{CC}$                | Core Power Supply                                    | iCE40HX1K   | 296             | $\mu A$ |
|                         |                                                      | iCE40HX4K   | 1140            | $\mu A$ |
|                         |                                                      | iCE40HX8K   | 1140            | $\mu A$ |
| $I_{CCPLL}^5$           | PLL Power Supply                                     | All devices | 0.5             | $\mu A$ |
| $I_{PP\_2V5}$           | NVCM Power Supply                                    | All devices | 1.0             | $\mu A$ |
| $I_{CCIO}, I_{CC\_SPI}$ | Bank Power Supply <sup>4</sup><br>$V_{CCIO} = 2.5 V$ | All devices | 3.5             | $\mu A$ |

1. Assumes blank pattern with the following characteristics: all outputs are tri-stated, all inputs are configured as LVCMOS and held at  $V_{CCIO}$  or GND, on-chip PLL is off. For more detail with your specific design, use the Power Calculator tool. Power specified with master SPI configuration mode. Other modes may be up to 25% higher.
2. Frequency = 0 MHz.
3.  $T_J = 25^\circ C$ , power supplies at nominal voltage.
4. Does not include pull-up.
5.  $V_{CCPLL}$  is tied to  $V_{CC}$  internally in packages without PLLs pins.

**Programming NVCM Supply Current – LP Devices<sup>1, 2, 3, 4</sup>**

| Symbol                    | Parameter                      | Device      | Typ. $V_{CC}^5$ | Units   |
|---------------------------|--------------------------------|-------------|-----------------|---------|
| $I_{CC}$                  | Core Power Supply              | iCE40LP384  | 60              | $\mu A$ |
|                           |                                | iCE40LP640  | 120             | $\mu A$ |
|                           |                                | iCE40LP1K   | 120             | $\mu A$ |
|                           |                                | iCE40LP4K   | 350             | $\mu A$ |
|                           |                                | iCE40LP8K   | 350             | $\mu A$ |
| $I_{CCPLL}^{6, 7}$        | PLL Power Supply               | All devices | 0.5             | $\mu A$ |
| $I_{PP\_2V5}$             | NVCM Power Supply              | All devices | 2.5             | mA      |
| $I_{CCIO}^8, I_{CC\_SPI}$ | Bank Power Supply <sup>5</sup> | All devices | 3.5             | mA      |

1. Assumes all inputs are held at  $V_{CCIO}$  or GND and all outputs are tri-stated.
2. Typical user pattern.
3. SPI programming is at 8 MHz.
4.  $T_J = 25^\circ C$ , power supplies at nominal voltage.
5. Per bank.  $V_{CCIO} = 2.5 V$ . Does not include pull-up.
6. No PLL available on the iCE40-LP384 and iCE40-LP640 device.
7.  $V_{CCPLL}$  is tied to  $V_{CC}$  internally in packages without PLLs pins.
8.  $V_{PP\_FAST}$ , used only for fast production programming, must be left floating or unconnected in applications, except CM36 and CM49 packages MUST have the  $V_{PP\_FAST}$  ball connected to  $V_{CCIO\_0}$  ball externally.

### Programming NVCM Supply Current – HX Devices<sup>1, 2, 3, 4</sup>

| Symbol                    | Parameter                      | Device      | Typ. $V_{CC}^5$ | Units   |
|---------------------------|--------------------------------|-------------|-----------------|---------|
| $I_{CC}$                  | Core Power Supply              | iCE40HX1K   | 278             | $\mu A$ |
|                           |                                | iCE40HX4K   | 1174            | $\mu A$ |
|                           |                                | iCE40HX8K   | 1174            | $\mu A$ |
| $I_{CCPLL}^6$             | PLL Power Supply               | All devices | 0.5             | $\mu A$ |
| $I_{PP\_2V5}$             | NVCM Power Supply              | All devices | 2.5             | mA      |
| $I_{CCIO}^7, I_{CC\_SPI}$ | Bank Power Supply <sup>5</sup> | All devices | 3.5             | mA      |

1. Assumes all inputs are held at  $V_{CCIO}$  or GND and all outputs are tri-stated.

2. Typical user pattern.

3. SPI programming is at 8 MHz.

4.  $T_J = 25^\circ C$ , power supplies at nominal voltage.

5. Per bank.  $V_{CCIO} = 2.5 V$ . Does not include pull-up.

6.  $V_{CCPLL}$  is tied to  $V_{CC}$  internally in packages without PLLs pins.

7.  $V_{PP\_FAST}$ , used only for fast production programming, must be left floating or unconnected in applications.

### Peak Startup Supply Current – LP Devices

| Symbol                            | Parameter               | Device     | Max  | Units |
|-----------------------------------|-------------------------|------------|------|-------|
| $I_{CCPEAK}$                      | Core Power Supply       | iCE40LP384 | 7.7  | mA    |
|                                   |                         | iCELP640   | 6.4  | mA    |
|                                   |                         | iCE40LP1K  | 6.4  | mA    |
|                                   |                         | iCE40LP4K  | 15.7 | mA    |
|                                   |                         | iCE40LP8K  | 15.7 | mA    |
| $I_{CCPLLPEAK}^{1, 2, 4}$         | PLL Power Supply        | iCE40LP1K  | 1.5  | mA    |
|                                   |                         | iCELP640   | 1.5  | mA    |
|                                   |                         | iCE40LP4K  | 8.0  | mA    |
|                                   |                         | iCE40LP8K  | 8.0  | mA    |
| $I_{PP\_2V5PEAK}$                 | NVCM Power Supply       | iCE40LP384 | 3.0  | mA    |
|                                   |                         | iCELP640   | 7.7  | mA    |
|                                   |                         | iCE40LP1K  | 7.7  | mA    |
|                                   |                         | iCE40LP4K  | 4.2  | mA    |
|                                   |                         | iCE40LP8K  | 4.2  | mA    |
| $I_{PP\_FASTPEAK}^3$              | NVCM Programming Supply | iCE40LP384 | 5.7  | mA    |
|                                   |                         | iCELP640   | 8.1  | mA    |
|                                   |                         | iCE40LP1K  | 8.1  | mA    |
| $I_{CCIOPEAK}^5, I_{CC\_SPIPEAK}$ | Bank Power Supply       | iCE40LP384 | 8.4  | mA    |
|                                   |                         | iCELP640   | 3.3  | mA    |
|                                   |                         | iCE40LP1K  | 3.3  | mA    |
|                                   |                         | iCE40LP4K  | 8.2  | mA    |
|                                   |                         | iCE40LP8K  | 8.2  | mA    |

1. No PLL available on the iCE40LP384 and iCE40LP640 device.

2.  $V_{CCPLL}$  is tied to  $V_{CC}$  internally in packages without PLLs pins.

3.  $V_{PP\_FAST}$ , used only for fast production programming, must be left floating or unconnected in applications, except CM36 and CM49 packages MUST have the  $V_{PP\_FAST}$  ball connected to  $V_{CCIO\_0}$  ball externally.

4. While no PLL is available in the iCE40-LP640 the  $I_{CCPLLPEAK}$  is additive to  $I_{CCPEAK}$ .


5. iCE40LP384 requires  $V_{CC}$  to be greater than 0.7 V when  $V_{CCIO}$  and  $V_{CC\_SPI}$  are above GND.



### LVDS25E Emulation

iCE40 devices can support LVDS25E outputs via emulation on all banks. The output is emulated using complementary LVCMOS outputs in conjunction with resistors across the driver outputs on all devices. The scheme shown in Figure 3-1 is one possible solution for LVDS25E standard implementation. Resistor values in Figure 3-1 are industry standard values for 1% resistors.

**Figure 3-1. LVDS25E Using External Resistors**



**Table 3-1. LVDS25E DC Conditions**


#### Over Recommended Operating Conditions

| Parameter  | Description                 | Typ.  | Units |
|------------|-----------------------------|-------|-------|
| $Z_{OUT}$  | Output impedance            | 20    | Ohms  |
| $R_S$      | Driver series resistor      | 150   | Ohms  |
| $R_P$      | Driver parallel resistor    | 140   | Ohms  |
| $R_T$      | Receiver termination        | 100   | Ohms  |
| $V_{OH}$   | Output high voltage         | 1.43  | V     |
| $V_{OL}$   | Output low voltage          | 1.07  | V     |
| $V_{OD}$   | Output differential voltage | 0.30  | V     |
| $V_{CM}$   | Output common mode voltage  | 1.25  | V     |
| $Z_{BACK}$ | Back impedance              | 100.5 | Ohms  |
| $I_{DC}$   | DC output current           | 6.03  | mA    |

### SubLVDS Emulation

The iCE40 family supports the differential subLVDS standard. The output standard is emulated using complementary LVCMOS outputs in conjunction with resistors across the driver outputs on all banks of the devices. The subLVDS input standard is supported by the LVDS25 differential input buffer. The scheme shown in Figure 3-2 is one possible solution for subLVDS output standard implementation. Use LVDS25E mode with suggested resistors for subLVDS operation. Resistor values in Figure 3-2 are industry standard values for 1% resistors.

**Figure 3-2. subLVDS**



**Table 3-2. subLVDS DC Conditions**

#### Over Recommended Operating Conditions

| Parameter  | Description                 | Typ.  | Units |
|------------|-----------------------------|-------|-------|
| $Z_{OUT}$  | Output impedance            | 20    | Ohms  |
| $R_S$      | Driver series resistor      | 270   | Ohms  |
| $R_P$      | Driver parallel resistor    | 120   | Ohms  |
| $R_T$      | Receiver termination        | 100   | Ohms  |
| $V_{OH}$   | Output high voltage         | 1.43  | V     |
| $V_{OL}$   | Output low voltage          | 1.07  | V     |
| $V_{OD}$   | Output differential voltage | 0.35  | V     |
| $V_{CM}$   | Output common mode voltage  | 0.9   | V     |
| $Z_{BACK}$ | Back impedance              | 100.5 | Ohms  |
| $I_{DC}$   | DC output current           | 2.8   | mA    |

## Typical Building Block Function Performance – LP Devices<sup>1, 2</sup>

### Pin-to-Pin Performance (LVCMOS25)

| Function               | Timing | Units |
|------------------------|--------|-------|
| <b>Basic Functions</b> |        |       |
| 16-bit decoder         | 11.0   | ns    |
| 4:1 MUX                | 12.0   | ns    |
| 16:1 MUX               | 13.0   | ns    |

### Register-to-Register Performance

| Function                         | Timing | Units |
|----------------------------------|--------|-------|
| <b>Basic Functions</b>           |        |       |
| 16:1 MUX                         | 190    | MHz   |
| 16-bit adder                     | 160    | MHz   |
| 16-bit counter                   | 175    | MHz   |
| 64-bit counter                   | 65     | MHz   |
| <b>Embedded Memory Functions</b> |        |       |
| 256x16 Pseudo-Dual Port RAM      | 240    | MHz   |

1. The above timing numbers are generated using the iCECube2 design tool. Exact performance may vary with device and tool version. The tool uses internal parameters that have been characterized but are not tested on every device.
2. Using a  $V_{CC}$  of 1.14 V at Junction Temp 85 °C.

## Typical Building Block Function Performance – HX Devices<sup>1, 2</sup>

### Pin-to-Pin Performance (LVCMOS25)

| Function               | Timing | Units |
|------------------------|--------|-------|
| <b>Basic Functions</b> |        |       |
| 16-bit decoder         | 10.0   | ns    |
| 4:1 MUX                | 9.0    | ns    |
| 16:1 MUX               | 9.5    | ns    |

### Register-to-Register Performance

| Function                         | Timing | Units |
|----------------------------------|--------|-------|
| <b>Basic Functions</b>           |        |       |
| 16:1 MUX                         | 305    | MHz   |
| 16-bit adder                     | 220    | MHz   |
| 16-bit counter                   | 255    | MHz   |
| 64-bit counter                   | 105    | MHz   |
| <b>Embedded Memory Functions</b> |        |       |
| 256x16 Pseudo-Dual Port RAM      | 403    | MHz   |

1. The above timing numbers are generated using the iCECube2 design tool. Exact performance may vary with device and tool version. The tool uses internal parameters that have been characterized but are not tested on every device.
2. Using a  $V_{CC}$  of 1.14 V at Junction Temp 85 °C.

## Derating Logic Timing

Logic timing provided in the following sections of the data sheet and the Lattice design tools are worst case numbers in the operating range. Actual delays may be much faster. Lattice design tools can provide logic timing numbers at a particular temperature and voltage.

## Maximum sysIO Buffer Performance<sup>2</sup>

| I/O Standard           | Max. Speed | Units |
|------------------------|------------|-------|
| <b>Inputs</b>          |            |       |
| LVDS25 <sup>1</sup>    | 400        | MHz   |
| subLVDS18 <sup>1</sup> | 400        | MHz   |
| LVC MOS33              | 250        | MHz   |
| LVC MOS25              | 250        | MHz   |
| LVC MOS18              | 250        | MHz   |
| <b>Outputs</b>         |            |       |
| LVDS25E                | 250        | MHz   |
| subLVDS18E             | 155        | MHz   |
| LVC MOS33              | 250        | MHz   |
| LVC MOS25              | 250        | MHz   |
| LVC MOS18              | 155        | MHz   |

1. Supported in Bank 3 only.

2. Measured with a toggling pattern

## iCE40 Family Timing Adders

Over Recommended Commercial Operating Conditions - LP Devices<sup>1, 2, 3, 4, 5</sup>

| Buffer Type             | Description                                  | Timing | Units |
|-------------------------|----------------------------------------------|--------|-------|
| <b>Input Adjusters</b>  |                                              |        |       |
| LVDS25                  | LVDS, $V_{CCIO} = 2.5\text{ V}$              | -0.18  | ns    |
| subLVDS                 | subLVDS, $V_{CCIO} = 1.8\text{ V}$           | 0.82   | ns    |
| LVC MOS33               | LVC MOS, $V_{CCIO} = 3.3\text{ V}$           | 0.18   | ns    |
| LVC MOS25               | LVC MOS, $V_{CCIO} = 2.5\text{ V}$           | 0.00   | ns    |
| LVC MOS18               | LVC MOS, $V_{CCIO} = 1.8\text{ V}$           | 0.19   | ns    |
| <b>Output Adjusters</b> |                                              |        |       |
| LVDS25E                 | LVDS, Emulated, $V_{CCIO} = 2.5\text{ V}$    | 0.00   | ns    |
| subLVDS25E              | subLVDS, Emulated, $V_{CCIO} = 1.8\text{ V}$ | 1.32   | ns    |
| LVC MOS33               | LVC MOS, $V_{CCIO} = 3.3\text{ V}$           | -0.12  | ns    |
| LVC MOS25               | LVC MOS, $V_{CCIO} = 2.5\text{ V}$           | 0.00   | ns    |
| LVC MOS18               | LVC MOS, $V_{CCIO} = 1.8\text{ V}$           | 1.32   | ns    |

1. Timing adders are relative to LVC MOS25 and characterized but not tested on every device.

2. LVC MOS timing measured with the load specified in Switching Test Condition table.

3. All other standards tested according to the appropriate specifications.

4. Commercial timing numbers are shown.

5. Not all I/O standards are supported for all banks. See the Architecture section of this data sheet for details.

### iCE40 External Switching Characteristics – LP Devices <sup>1, 2</sup>

#### Over Recommended Operating Conditions

| Parameter                                                                       | Description                                   | Device              | Min.  | Max. | Units |
|---------------------------------------------------------------------------------|-----------------------------------------------|---------------------|-------|------|-------|
| Clocks                                                                          |                                               |                     |       |      |       |
| Global Clocks                                                                   |                                               |                     |       |      |       |
| f <sub>MAX_GBUF</sub>                                                           | Frequency for Global Buffer Clock network     | All iCE40LP devices | —     | 275  | MHz   |
| t <sub>W_GBUF</sub>                                                             | Clock Pulse Width for Global Buffer           | All iCE40LP devices | 0.92  | —    | ns    |
| t <sub>SKEW_GBUF</sub>                                                          | Global Buffer Clock Skew Within a Device      | iCE40LP384          | —     | 370  | ps    |
|                                                                                 |                                               | iCE40LP640          | —     | 230  | ps    |
|                                                                                 |                                               | iCE40LP1K           | —     | 230  | ps    |
|                                                                                 |                                               | iCE40LP4K           | —     | 340  | ps    |
|                                                                                 |                                               | iCE40LP8K           | —     | 340  | ps    |
| Pin-LUT-Pin Propagation Delay                                                   |                                               |                     |       |      |       |
| t <sub>PD</sub>                                                                 | Best case propagation delay through one LUT-4 | All iCE40LP devices | —     | 9.36 | ns    |
| General I/O Pin Parameters (Using Global Buffer Clock without PLL) <sup>3</sup> |                                               |                     |       |      |       |
| t <sub>SKEW_IO</sub>                                                            | Data bus skew across a bank of IOs            | iCE40LP384          | —     | 300  | ps    |
|                                                                                 |                                               | iCE40LP640          | —     | 200  | ps    |
|                                                                                 |                                               | iCE40LP1K           | —     | 200  | ps    |
|                                                                                 |                                               | iCE40LP4K           | —     | 280  | ps    |
|                                                                                 |                                               | iCE40LP8K           | —     | 280  | ps    |
| t <sub>CO</sub>                                                                 | Clock to Output - PIO Output Register         | iCE40LP384          | —     | 6.33 | ns    |
|                                                                                 |                                               | iCE40LP640          | —     | 5.91 | ns    |
|                                                                                 |                                               | iCE40LP1K           | —     | 5.91 | ns    |
|                                                                                 |                                               | iCE40LP4K           | —     | 6.58 | ns    |
|                                                                                 |                                               | iCE40LP8K           | —     | 6.58 | ns    |
| t <sub>SU</sub>                                                                 | Clock to Data Setup - PIO Input Register      | iCE40LP384          | −0.08 | —    | ns    |
|                                                                                 |                                               | iCE40LP640          | −0.33 | —    | ns    |
|                                                                                 |                                               | iCE40LP1K           | −0.33 | —    | ns    |
|                                                                                 |                                               | iCE40LP4K           | −0.63 | —    | ns    |
|                                                                                 |                                               | iCE40LP8K           | −0.63 | —    | ns    |
| t <sub>H</sub>                                                                  | Clock to Data Hold - PIO Input Register       | iCE40LP384          | 1.99  | —    | ns    |
|                                                                                 |                                               | iCE40LP640          | 2.81  | —    | ns    |
|                                                                                 |                                               | iCE40LP1K           | 2.81  | —    | ns    |
|                                                                                 |                                               | iCE40LP4K           | 3.48  | —    | ns    |
|                                                                                 |                                               | iCE40LP8K           | 3.48  | —    | ns    |
| General I/O Pin Parameters (Using Global Buffer Clock with PLL) <sup>3</sup>    |                                               |                     |       |      |       |
| t <sub>COPLL</sub>                                                              | Clock to Output - PIO Output Register         | iCE40LP1K           | —     | 2.20 | ns    |
|                                                                                 |                                               | iCE40LP4K           | —     | 2.30 | ns    |
|                                                                                 |                                               | iCE40LP8K           | —     | 2.30 | ns    |
| t <sub>SUPLL</sub>                                                              | Clock to Data Setup - PIO Input Register      | iCE40LP1K           | 5.23  | —    | ns    |
|                                                                                 |                                               | iCE40LP4K           | 6.13  | —    | ns    |
|                                                                                 |                                               | iCE40LP8K           | 6.13  | —    | ns    |

**iCE40 External Switching Characteristics – LP Devices (Continued)<sup>1, 2</sup>**
**Over Recommended Operating Conditions**

| Parameter         | Description                             | Device    | Min.  | Max. | Units |
|-------------------|-----------------------------------------|-----------|-------|------|-------|
| t <sub>HPLL</sub> | Clock to Data Hold - PIO Input Register | iCE40LP1K | –0.90 | —    | ns    |
|                   |                                         | iCE40LP4K | –0.80 | —    | ns    |
|                   |                                         | iCE40LP8K | –0.80 | —    | ns    |

1. Exact performance may vary with device and design implementation. Commercial timing numbers are shown at 85 °C and 1.14 V. Other operating conditions can be extracted from the iCECube2 software.


2. General I/O timing numbers based on LVCMOS 2.5, 0pf load.

3. Supported on devices with a PLL.

### Switching Test Conditions

Figure 3-3 shows the output test load used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are shown in Table 3-3.

**Figure 3-3. Output Test Load, LVCMOS Standards**



**Table 3-3. Test Fixture Required Components, Non-Terminated Interfaces**

| Test Condition                   | $R_1$    | $C_L$ | Timing Reference          | $V_T$    |
|----------------------------------|----------|-------|---------------------------|----------|
| LVCMOS settings (L -> H, H -> L) | $\infty$ | 0 pF  | LVCMOS 3.3 = 1.5 V        | —        |
|                                  |          |       | LVCMOS 2.5 = $V_{CCIO}/2$ | —        |
|                                  |          |       | LVCMOS 1.8 = $V_{CCIO}/2$ | —        |
| LVCMOS 3.3 (Z -> H)              | 188      | 0 pF  | 1.5                       | $V_{OL}$ |
| LVCMOS 3.3 (Z -> L)              |          |       | 1.5                       | $V_{OH}$ |
| Other LVCMOS (Z -> H)            |          |       | $V_{CCIO}/2$              | $V_{OL}$ |
| Other LVCMOS (Z -> L)            |          |       | $V_{CCIO}/2$              | $V_{OH}$ |
| LVCMOS (H -> Z)                  |          |       | $V_{OH} - 0.15$           | $V_{OL}$ |
| LVCMOS (L -> Z)                  |          |       | $V_{OL} - 0.15$           | $V_{OH}$ |

Note: Output test conditions for all other interfaces are determined by the respective standards.

### Signal Descriptions

| Signal Name                                                                                              | I/O | Descriptions                                                                                                                                                                                                                                                                                                                                                                                                     |
|----------------------------------------------------------------------------------------------------------|-----|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <b>General Purpose</b>                                                                                   |     |                                                                                                                                                                                                                                                                                                                                                                                                                  |
| IO[Bank]_[Row/Column Number][A/B]                                                                        | I/O | [Bank] indicates the bank of the device on which the pad is located. [Number] indicates IO number on the device.                                                                                                                                                                                                                                                                                                 |
| IO[Bank]_[Row/Column Number][A/B]                                                                        | I/O | [Bank] indicates the bank of the device on which the pad is located. [Number] indicates IO number on the device. [A/B] indicates the differential I/O. 'A' = negative input. 'B' = positive input.                                                                                                                                                                                                               |
| HCIO[Bank]_[Number]                                                                                      | I/O | High Current IO. [Bank] indicates the bank of the device on which the pad is located. [Number] indicates IO number.                                                                                                                                                                                                                                                                                              |
| NC                                                                                                       | —   | No connect                                                                                                                                                                                                                                                                                                                                                                                                       |
| GND                                                                                                      | —   | GND – Ground. Dedicated pins. It is recommended that all GNDs are tied together.                                                                                                                                                                                                                                                                                                                                 |
| VCC                                                                                                      | —   | VCC – The power supply pins for core logic. Dedicated pins. It is recommended that all VCCs are tied to the same supply.                                                                                                                                                                                                                                                                                         |
| VCCIO_x                                                                                                  | —   | VCCIO – The power supply pins for I/O Bank x. Dedicated pins. All VCCIOs located in the same bank are tied to the same supply.                                                                                                                                                                                                                                                                                   |
| <b>PLL and Global Functions (Used as user-programmable I/O pins when not used for PLL or clock pins)</b> |     |                                                                                                                                                                                                                                                                                                                                                                                                                  |
| VCCPLLx                                                                                                  | —   | PLL VCC – Power. Dedicated pins. The PLL requires a separate power and ground that is quiet and stable to reduce the output clock jitter of the PLL.                                                                                                                                                                                                                                                             |
| GNDPLLx                                                                                                  | —   | PLL GND – Ground. Dedicated pins. The sysCLOCK PLL has the DC ground connection made on the FPGA, so the external PLL ground connection (GNDPLL) must NOT be connected to the board's ground.                                                                                                                                                                                                                    |
| GBINx                                                                                                    | —   | Global pads. Two per side.                                                                                                                                                                                                                                                                                                                                                                                       |
| <b>Programming and Configuration</b>                                                                     |     |                                                                                                                                                                                                                                                                                                                                                                                                                  |
| CBSEL[0:1]                                                                                               | I/O | Dual function pins. I/Os when not used as CBSEL. Optional ColdBoot configuration SElect input, if ColdBoot mode is enabled.                                                                                                                                                                                                                                                                                      |
| CRESET_B                                                                                                 | I   | Configuration Reset, active Low. Dedicated input. No internal pull-up resistor. Either actively drive externally or connect a 10 KOhm pull-up resistor to VCCIO_2.                                                                                                                                                                                                                                               |
| CDONE                                                                                                    | I/O | Configuration Done. Includes a permanent weak pull-up resistor to VCCIO_2. If driving external devices with CDONE output, an external pull-up resistor to VCCIO_2 may be required. Refer to the TN1248, <a href="#">iCE40 Programming and Configuration</a> for more details. Following device configuration the iCE40LP640 and iCE40LP1K in the SWG16 package CDONE pin can be used as a user output.           |
| VCC_SPI                                                                                                  | —   | SPI interface voltage supply input. Must have a valid voltage even if configuring from NVCM.                                                                                                                                                                                                                                                                                                                     |
| SPI_SCK                                                                                                  | I/O | Input Configuration Clock for configuring an FPGA in Slave SPI mode. Output Configuration Clock for configuring an FPGA configuration modes.                                                                                                                                                                                                                                                                     |
| SPI_SS_B                                                                                                 | I/O | SPI Slave Select. Active Low. Includes an internal weak pull-up resistor to VCC_SPI during configuration. During configuration, the logic level sampled on this pin determines the configuration mode used by the iCE40 device. An input when sampled at the start of configuration. An input when in SPI Peripheral configuration mode (SPI_SS_B = Low). An output when in Master SPI Flash configuration mode. |
| SPI_SI                                                                                                   | I/O | Slave SPI serial data input and master SPI serial data output                                                                                                                                                                                                                                                                                                                                                    |
| SPI_SO                                                                                                   | I/O | Slave SPI serial data output and master SPI serial data input                                                                                                                                                                                                                                                                                                                                                    |




---

**Signal Descriptions (Continued)**


| Signal Name | I/O | Descriptions                                                                                                                                                                                                                                                                           |
|-------------|-----|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| VPP_FAST    | —   | Optional fast NVCM programming supply. V <sub>PP_FAST</sub> , used only for fast production programming, must be left floating or unconnected in applications, except CM36 and CM49 packages MUST have the V <sub>PP_FAST</sub> ball connected to V <sub>CCIO_0</sub> ball externally. |
| VPP_2V5     | —   | VPP_2V5 NVCM programming and operating supply                                                                                                                                                                                                                                          |

### iCE40 Part Number Description

#### Ultra Low Power (LP) Devices




#### High Performance (HX) Devices



All parts shipped in trays unless noted.

### Ordering Information

iCE40 devices have top-side markings as shown below:



Note: Markings are abbreviated for small packages.

**Ultra Low Power Industrial Grade Devices, Halogen Free (RoHS) Packaging**

| Part Number          | LUTs | Supply Voltage | Package            | Leads | Temp. |
|----------------------|------|----------------|--------------------|-------|-------|
| ICE40LP384-CM36      | 384  | 1.2 V          | Halogen-Free ucBGA | 36    | IND   |
| ICE40LP384-CM36TR    | 384  | 1.2 V          | Halogen-Free ucBGA | 36    | IND   |
| ICE40LP384-CM36TR1K  | 384  | 1.2 V          | Halogen-Free ucBGA | 36    | IND   |
| ICE40LP384-CM49      | 384  | 1.2 V          | Halogen-Free ucBGA | 49    | IND   |
| ICE40LP384-CM49TR    | 384  | 1.2 V          | Halogen-Free ucBGA | 49    | IND   |
| ICE40LP384-CM49TR1K  | 384  | 1.2 V          | Halogen-Free ucBGA | 49    | IND   |
| ICE40LP384-SG32      | 384  | 1.2 V          | Halogen-Free QFN   | 32    | IND   |
| ICE40LP384-SG32TR    | 384  | 1.2 V          | Halogen-Free QFN   | 32    | IND   |
| ICE40LP384-SG32TR1K  | 384  | 1.2 V          | Halogen-Free QFN   | 32    | IND   |
| ICE40LP640-SWG16TR   | 640  | 1.2 V          | Halogen-Free WLCSP | 16    | IND   |
| ICE40LP640-SWG16TR50 | 640  | 1.2 V          | Halogen-Free WLCSP | 16    | IND   |
| ICE40LP640-SWG16TR1K | 640  | 1.2 V          | Halogen-Free WLCSP | 16    | IND   |
| ICE40LP1K-SWG16TR    | 1280 | 1.2 V          | Halogen-Free WLCSP | 16    | IND   |
| ICE40LP1K-SWG16TR50  | 1280 | 1.2 V          | Halogen-Free WLCSP | 16    | IND   |
| ICE40LP1K-SWG16TR1K  | 1280 | 1.2 V          | Halogen-Free WLCSP | 16    | IND   |
| ICE40LP1K-CM36       | 1280 | 1.2 V          | Halogen-Free ucBGA | 36    | IND   |
| ICE40LP1K-CM36TR     | 1280 | 1.2 V          | Halogen-Free ucBGA | 36    | IND   |
| ICE40LP1K-CM36TR1K   | 1280 | 1.2 V          | Halogen-Free ucBGA | 36    | IND   |
| ICE40LP1K-CM49       | 1280 | 1.2 V          | Halogen-Free ucBGA | 49    | IND   |
| ICE40LP1K-CM49TR     | 1280 | 1.2 V          | Halogen-Free ucBGA | 49    | IND   |
| ICE40LP1K-CM49TR1K   | 1280 | 1.2 V          | Halogen-Free ucBGA | 49    | IND   |
| ICE40LP1K-CM81       | 1280 | 1.2 V          | Halogen-Free ucBGA | 81    | IND   |
| ICE40LP1K-CM81TR     | 1280 | 1.2 V          | Halogen-Free ucBGA | 81    | IND   |
| ICE40LP1K-CM81TR1K   | 1280 | 1.2 V          | Halogen-Free ucBGA | 81    | IND   |
| ICE40LP1K-CB81       | 1280 | 1.2 V          | Halogen-Free csBGA | 81    | IND   |
| ICE40LP1K-CB81TR     | 1280 | 1.2 V          | Halogen-Free csBGA | 81    | IND   |
| ICE40LP1K-CB81TR1K   | 1280 | 1.2 V          | Halogen-Free csBGA | 81    | IND   |
| ICE40LP1K-CM121      | 1280 | 1.2 V          | Halogen-Free ucBGA | 121   | IND   |
| ICE40LP1K-CM121TR    | 1280 | 1.2 V          | Halogen-Free ucBGA | 121   | IND   |
| ICE40LP1K-CM121TR1K  | 1280 | 1.2 V          | Halogen-Free ucBGA | 121   | IND   |
| ICE40LP1K-CB121      | 1280 | 1.2 V          | Halogen-Free csBGA | 121   | IND   |
| ICE40LP1K-QN84       | 1280 | 1.2 V          | Halogen-Free QFN   | 84    | IND   |
| ICE40LP4K-CM81       | 3520 | 1.2 V          | Halogen-Free ucBGA | 81    | IND   |
| ICE40LP4K-CM81TR     | 3520 | 1.2 V          | Halogen-Free ucBGA | 81    | IND   |
| ICE40LP4K-CM81TR1K   | 3520 | 1.2 V          | Halogen-Free ucBGA | 81    | IND   |
| ICE40LP4K-CM121      | 3520 | 1.2 V          | Halogen-Free ucBGA | 121   | IND   |
| ICE40LP4K-CM121TR    | 3520 | 1.2 V          | Halogen-Free ucBGA | 121   | IND   |
| ICE40LP4K-CM121TR1K  | 3520 | 1.2 V          | Halogen-Free ucBGA | 121   | IND   |
| ICE40LP4K-CM225      | 3520 | 1.2 V          | Halogen-Free ucBGA | 225   | IND   |
| ICE40LP8K-CM81       | 7680 | 1.2 V          | Halogen-Free ucBGA | 81    | IND   |
| ICE40LP8K-CM81TR     | 7680 | 1.2 V          | Halogen-Free ucBGA | 81    | IND   |
| ICE40LP8K-CM81TR1K   | 7680 | 1.2 V          | Halogen-Free ucBGA | 81    | IND   |
| ICE40LP8K-CM121      | 7680 | 1.2 V          | Halogen-Free ucBGA | 121   | IND   |
| ICE40LP8K-CM121TR    | 7680 | 1.2 V          | Halogen-Free ucBGA | 121   | IND   |

## For Further Information

A variety of technical notes for the iCE40 family are available on the Lattice web site.

- [TN1248, iCE40 Programming and Configuration](#)
- [TN1250, Memory Usage Guide for iCE40 Devices](#)
- [TN1251, iCE40 sysCLOCK PLL Design and Usage Guide](#)
- [TN1252, iCE40 Hardware Checklist](#)
- [TN1253, Using Differential I/O \(LVDS, Sub-LVDS\) in iCE40 Devices](#)
- [TN1074, PCB Layout Recommendations for BGA Packages](#)
- [iCE40 Pinout Files](#)
- [Thermal Management](#) document
- [Lattice design tools](#)
- [IBIS](#)
- [Package Diagrams Data Sheet](#)
- [Schematic Symbols](#)

# iCE40 LP/HX Family Data Sheet

## Revision History

March 2017

Data Sheet DS1040

| Date         | Version | Section                          | Change Summary                                                                                                                                                                                                                                                                                                                               |
|--------------|---------|----------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| March 2017   | 3.3     | Introduction                     | Updated <a href="#">Features</a> section. Added 121-ball caBGA package for ICE40 HX4K/8K to Table 1-1, iCE40 Family Selection Guide.                                                                                                                                                                                                         |
|              |         | Architecture                     | Updated <a href="#">PLB Blocks</a> section. Changed “subtractors” to “subtractions” in the Carry Logic description.                                                                                                                                                                                                                          |
|              |         |                                  | Updated <a href="#">Clock/Control Distribution Network</a> section. Switched the “Clock Enable” and the “Reset” headings in Table 2-2, Global Buffer (GBUF) Connections to Programmable Logic Blocks.                                                                                                                                        |
|              |         | Pinout Information               | Updated <a href="#">Pin Information Summary</a> section. Added BG121 information under iCE40HX4K and iCE40HX8K.                                                                                                                                                                                                                              |
|              |         | Ordering Information             | Updated <a href="#">iCE40 Part Number Description</a> section. Added Shipping Method and BG121 package under High Performance (HX) Devices.                                                                                                                                                                                                  |
|              |         |                                  | Updated <a href="#">Ordering Information</a> section. Added part numbers for BG121 under High-Performance Industrial Grade Devices, Halogen Free (RoHS) Packaging.                                                                                                                                                                           |
|              |         | Supplemental Information         | Corrected reference to “Package Diagrams Data Sheet”.                                                                                                                                                                                                                                                                                        |
| October 2015 | 3.2     | Introduction                     | Updated Features section. Added footnote to 16 WLCSP Programmable I/O: Max Inputs (LVDS25) in Table 1-1, iCE40 Family Selection Guide.                                                                                                                                                                                                       |
|              |         | DC and Switching Characteristics | Updated sysCLOCK PLL Timing section. Changed $t_{DT}$ conditions.<br>Updated Programming NVCM Supply Current – LP Devices section. Changed $I_{PP\_2V5}$ and $I_{CCIO}$ , $I_{CC\_SPI}$ units.                                                                                                                                               |
| March 2015   | 3.1     | DC and Switching Characteristics | Updated sysIO Single-Ended DC Electrical Characteristics section. Changed LVCMOS 3.3 and LVCMOS 2.5 $V_{OH}$ Min. (V) from 0.5 to 0.4.                                                                                                                                                                                                       |
| July 2014    | 3.0     | DC and Switching Characteristics | Revised and/or added Typ. $V_{CC}$ data in the following sections.<br>— Static Supply Current – LP Devices<br>— Static Supply Current – HX Devices<br>— Programming NVCM Supply Current – LP Devices<br>— Programming NVCM Supply Current – HX Devices<br>In each section table, the footnote indicating Advanced device status was removed. |
|              |         | Pinout Information               | Updated Pin Information Summary section. Added footnote 1 to CM49 under iCE40LP1K.                                                                                                                                                                                                                                                           |
| April 2014   | 02.9    | Ordering Information             | Changed “i” to “I” in part number description and ordering part numbers.                                                                                                                                                                                                                                                                     |
|              |         |                                  | Added part numbers to the Ultra Low Power Industrial Grade Devices, Halogen Free (RoHS) Packaging table.                                                                                                                                                                                                                                     |