

Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| Product Status | Active |
|--------------------------------|---|
| Number of LABs/CLBs | 160 |
| Number of Logic Elements/Cells | 1280 |
| Total RAM Bits | 65536 |
| Number of I/O | 67 |
| Number of Gates | - |
| Voltage - Supply | 1.14V ~ 1.26V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 100°C (TJ) |
| Package / Case | 84-VFQFN Dual Rows, Exposed Pad |
| Supplier Device Package | 84-QFN (7x7) |
| Purchase URL | https://www.e-xfl.com/product-detail/lattice-semiconductor/ice40lp1k-qn84 |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Global Reset Control

The global reset control signal connects to all PLB and PIO flip-flops on the iCE40 device. The global reset signal is automatically asserted throughout the configuration process, forcing all flip-flops to their defined wake-up state. For PLB flip-flops, the wake-up state is always reset, regardless of the PLB flip-flop primitive used in the application.

sysCLOCK Phase Locked Loops (PLLs)

The sysCLOCK PLLs provide the ability to synthesize clock frequencies. The iCE40 devices have one or more sys-CLOCK PLLs. REFERENCECLK is the reference frequency input to the PLL and its source can come from an external I/O pin or from internal routing. EXTFEEDBACK is the feedback signal to the PLL which can come from internal routing or an external I/O pin. The feedback divider is used to multiply the reference frequency and thus synthesize a higher frequency clock output.

The PLLOUT output has an output divider, thus allowing the PLL to generate different frequencies for each output. The output divider can have a value from 1 to 6. The PLLOUT outputs can all be used to drive the iCE40 global clock network directly or general purpose routing resources can be used.

The LOCK signal is asserted when the PLL determines it has achieved lock and de-asserted if a loss of lock is detected. A block diagram of the PLL is shown in Figure 2-3.

The timing of the device registers can be optimized by programming a phase shift into the PLLOUT output clock which will advance or delay the output clock with reference to the REFERENCECLK clock. This phase shift can be either programmed during configuration or can be adjusted dynamically. In dynamic mode, the PLL may lose lock after a phase adjustment on the output used as the feedback source and not relock until the t_{LOCK} parameter has been satisfied.

For more details on the PLL, see TN1251, iCE40 sysCLOCK PLL Design and Usage Guide.




Figure 2-3. PLL Diagram

Table 2-3 provides signal descriptions of the PLL block.



Table 2-3. PLL Signal Descriptions

| Signal Name | Direction | Description |
|-------------------|-----------|---|
| REFERENCECLK | Input | Input reference clock |
| BYPASS | Input | When FEEDBACK_PATH is set to SIMPLE, the BYPASS control selects which clock sig- nal connects to the PLLOUT output. |
| DTFASS | mput | 0 = PLL generated signal 1 = REFERENCECLK |
| EXTFEEDBACK | Input | External feedback input to PLL. Enabled when the FEEDBACK_PATH attribute is set to EXTERNAL. |
| DYNAMICDELAY[3:0] | Input | Fine delay adjustment control inputs. Enabled when DELAY_ADJUSTMENT_MODE is set to DYNAMIC. |
| LATCHINPUTVALUE | Input | When enabled, forces the PLL into low-power mode; PLL output is held static at the last input clock value. Set ENABLE ICEGATE_PORTA and PORTB to '1' to enable. |
| PLLOUTGLOBAL | Output | Output from the Phase-Locked Loop (PLL). Drives a global clock network on the FPGA. The port has optimal connections to global clock buffers GBUF4 and GBUF5. |
| PLLOUTCORE | Output | Output clock generated by the PLL, drives regular FPGA routing. The frequency gener- ated on this output is the same as the frequency of the clock signal generated on the PLLOUTLGOBAL port. |
| LOCK | Output | When High, indicates that the PLL output is phase aligned or locked to the input reference clock. |
| RESET | Input | Active low reset. |

sysMEM Embedded Block RAM Memory

Larger iCE40 device includes multiple high-speed synchronous sysMEM Embedded Block RAMs (EBRs), each 4 kbit in size. This memory can be used for a wide variety of purposes including data buffering, and FIFO.

sysMEM Memory Block

The sysMEM block can implement single port, pseudo dual port, or FIFO memories with programmable logic resources. Each block can be used in a variety of depths and widths as shown in Table 2-4.

| Block RAM Configuration | Block RAM Configuration and Size | WADDR Port Size (Bits) | WDATA Port Size (Bits) | RADDR Port Size (Bits) | RDATA Port Size (Bits) | MASK Port Size (Bits) |
|--|--|---------------------------|---------------------------|---------------------------|---------------------------|--------------------------|
| SB_RAM256x16 SB_RAM256x16NR SB_RAM256x16NW SB_RAM256x16NRNW | 256x16 (4K) | 8 [7:0] | 16 [15:0] | 8 [7:0] | 16 [15:0] | 16 [15:0] |
| SB_RAM512x8 SB_RAM512x8NR SB_RAM512x8NW SB_RAM512x8NRNW | 512x8 (4K) | 9 [8:0] | 8 [7:0] | 9 [8:0] | 8 [7:0] | No Mask Port |
| SB_RAM1024x4 SB_RAM1024x4NR SB_RAM1024x4NW SB_RAM1024x4NRNW | 1024x4 (4K) | 10 [9:0] | 4 [3:0] | 10 [9:0] | 4 [3:0] | No Mask Port |
| SB_RAM2048x2 SB_RAM2048x2NR SB_RAM2048x2NW SB_RAM2048x2NRNW | 2048x2 (4K) | 11 [10:0] | 2 [1:0] | 11 [10:0] | 2 [1:0] | No Mask Port |

Table 2-4. sysMEM Block Configurations¹

1. For iCE40 EBR primitives with a negative-edged Read or Write clock, the base primitive name is appended with a 'N' and a 'R' or 'W' depending on the clock that is affected.



RAM Initialization and ROM Operation

If desired, the contents of the RAM can be pre-loaded during device configuration.

By preloading the RAM block during the chip configuration cycle and disabling the write controls, the sysMEM block can also be utilized as a ROM.

Note the sysMEM Embedded Block RAM Memory address 0 cannot be initialized.

Memory Cascading

Larger and deeper blocks of RAM can be created using multiple EBR sysMEM Blocks.

RAM4k Block

Figure 2-4 shows the 256x16 memory configurations and their input/output names. In all the sysMEM RAM modes, the input data and addresses for the ports are registered at the input of the memory array.

Figure 2-4. sysMEM Memory Primitives




Table 2-5. EBR Signal Descriptions

| Signal Name | Direction | Description |
|-------------|-----------|---|
| WDATA[15:0] | Input | Write Data input. |
| MASK[15:0] | Input | Masks write operations for individual data bit-lines. 0 = write bit; 1 = don't write bit |
| WADDR[7:0] | Input | Write Address input. Selects one of 256 possible RAM locations. |
| WE | Input | Write Enable input. |
| WCLKE | Input | Write Clock Enable input. |
| WCLK | Input | Write Clock input. Default rising-edge, but with falling-edge option. |
| RDATA[15:0] | Output | Read Data output. |
| RADDR[7:0] | Input | Read Address input. Selects one of 256 possible RAM locations. |
| RE | Input | Read Enable input. |
| RCLKE | Input | Read Clock Enable input. |
| RCLK | Input | Read Clock input. Default rising-edge, but with falling-edge option. |

For further information on the sysMEM EBR block, please refer to TN1250, Memory Usage Guide for iCE40 Devices.



fers. Bank 3 additionally supports differential LVDS25 input buffers. Each sysIO bank has its own dedicated power supply.

Typical I/O Behavior During Power-up

The internal power-on-reset (POR) signal is deactivated when V_{CC} , V_{CCIO_2} , V_{PP_2V5} , and V_{CC_SP1} have reached the level defined in the Power-On-Reset Voltage table in the DC and Switching Characteristics section of this data sheet. After the POR signal is deactivated, the FPGA core logic becomes active. It is the user's responsibility to ensure that all V_{CCIO} banks are active with valid input logic levels to properly control the output logic states of all the I/O banks that are critical to the application. The default configuration of the I/O pins in a device prior to configuration is tri-stated with a weak pull-up to V_{CCIO} . The I/O pins will maintain the pre-configuration state until V_{CC} and V_{CCIO} (for I/O banks containing configuration I/Os) have reached levels, at which time the I/Os will take on the software user-configured settings only after a proper download/configuration. Unused IOs are automatically blocked and the pullup termination is disabled.

Supported Standards

The iCE40 sysIO buffer supports both single-ended and differential input standards. The single-ended standard supported is LVCMOS. The buffer supports the LVCMOS 1.8, 2.5, and 3.3 V standards. The buffer has individually configurable options for bus maintenance (weak pull-up or none). The High Current output buffer have individually configurable options for drive strength.

Table 2-7 and Table 2-8 show the I/O standards (together with their supply and reference voltages) supported by the iCE40 devices.

| Input Standard | V _{CCIO} (Typical) | | | | | |
|-------------------------|-----------------------------|-----|-------|--|--|--|
| input Standard | 3.3 V 2.5 V | | 1.8 V | | | |
| Single-Ended Interfaces | | • | | | | |
| LVCMOS33 | Yes | | | | | |
| LVCMOS25 | | Yes | | | | |
| LVCMOS18 | | | Yes | | | |
| Differential Interfaces | | • | | | | |
| LVDS251 | | Yes | | | | |
| subLVDS ¹ | | | Yes | | | |

Table 2-7. Supported Input Standards

1. Bank 3 only.

Table 2-8. Supported Output Standards

| Output Standard | V _{CCIO} (Typical) |
|-------------------------|-----------------------------|
| Single-Ended Interfaces | |
| LVCMOS33 | 3.3 |
| LVCMOS25 | 2.5 |
| LVCMOS18 | 1.8 |
| Differential Interfaces | |
| LVDS25E1 | 2.5 |
| subLVDSE ¹ | 1.8 |

1. These interfaces can be emulated with external resistors in all devices.

Non-Volatile Configuration Memory

All iCE40 devices provide a Non-Volatile Configuration Memory (NVCM) block which can be used to configure the device.

For more information on the NVCM, please refer to TN1248, iCE40 Programming and Configuration Usage Guide.



Power On Reset

iCE40 devices have power-on reset circuitry to monitor V_{CC} , V_{CCIO_2} , V_{PP_2V5} , and V_{CC_SPI} voltage levels during power-up and operation. At power-up, the POR circuitry monitors V_{CC} , V_{CCIO_2} , V_{PP_2V5} , and V_{CC_SPI} (controls configuration) voltage levels. It then triggers download from the on-chip NVCM or external Flash memory after reaching the power-up levels specified in the Power-On-Reset Voltage table in the DC and Switching Characteristics section of this data sheet. Before and during configuration, the I/Os are held in tri-state. I/Os are released to user functionality once the device has finished configuration.

Programming and Configuration

This section describes the programming and configuration of the iCE40 family.

Device Programming

The NVCM memory can be programmed through the SPI port.

Device Configuration

There are various ways to configure the Configuration RAM (CRAM) including:

- 1. Internal NVCM Download
- 2. From a SPI Flash (Master SPI mode)
- 3. System microprocessor to drive a Serial Slave SPI port (SSPI mode)

The image to configure the CRAM can be selected by the user on power up (Cold Boot) or once powered up (Warm Boot).

For more details on programming and configuration, see TN1248, iCE40 Programming and Configuration Usage Guide.

Power Saving Options

iCE40 devices are available in two options for maximum flexibility: LP and HX devices. The LP devices have ultra low static and dynamic power consumption. HX devices are designed to provide high performance. Both the LP and the HX devices operate at 1.2 V V_{CC} .

iCE40 devices feature iCEGate and PLL low power mode to allow users to meet the static and dynamic power requirements of their applications. While these features are available in both device types, these features are mainly intended for use with iCE40 LP devices to manage power consumption.

Table 2-9. iCE40 Power Saving Features Description

| Device Subsystem | Feature Description | | | | |
|------------------|---|--|--|--|--|
| | When LATCHINPUTVALUE is enabled, forces the PLL into low-power mode; PLL output held static at last input clock value. | | | | |
| | To save power, the optional iCEgate latch can selectively freeze the state of individual, non-regis- tered inputs within an I/O bank. Registered inputs are effectively frozen by their associated clock or clock-enable control. | | | | |



Power Supply Ramp Rates^{1, 2}

| Symbol | Parameter | | Min. | Max. | Units |
|-------------------|---|--|------|------|-------|
| | | All configuration modes. No power supply sequencing. | 0.40 | 10 | V/ms |
| | t _{RAMP} Power supply ramp rates for all power supplies. | Configuring from Slave SPI. No power supply sequencing, | 0.01 | 10 | V/ms |
| t _{RAMP} | | Configuring from NVCM. V_{CC} and $V_{PP_{2V5}}$ to be powered 0.25 ms before $V_{CC_{SPI}}$. | 0.01 | 10 | V/ms |
| | | Configuring from MSPI. V_{CC} and V_{PP_SPI} to be powered 0.25 ms before V_{PP_2V5} . | 0.01 | 10 | V/ms |

1. Assumes monotonic ramp rates.

2. iCE40LP384 requires V_{CC} to be greater than 0.7V when V_{CCIO} and V_{CC_SPI} are above GND.

Power-On-Reset Voltage Levels¹

| Symbol | Device | Parameter | | Min. | Max. | Units |
|--------------------|--------------------------------|---|---------|------|------|-------|
| V _{PORUP} | iCE40LP384 | Power-On-Reset ramp-up trip point | VCC | 0.67 | 0.99 | V |
| | | (band gap based circuit monitoring VCC, VCCIO_2, VCC_SPI and | VCCIO_2 | 0.70 | 1.59 | V |
| | | VPP_2V5) | VCC_SPI | 0.70 | 1.59 | V |
| | | | VPP_2V5 | 0.70 | 1.59 | V |
| | iCE40LP640, | Power-On-Reset ramp-up trip point | VCC | 0.55 | 0.75 | V |
| | iCE40LP/HX1K, iCE40LP/HX4K, | (band gap based circuit monitoring VCC, VCCIO_2, VCC_SPI and | VCCIO_2 | 0.86 | 1.29 | V |
| | iCE40LP/HX8K | (VPP_2V5) | VCC_SPI | 0.86 | 1.29 | V |
| | | | VPP_2V5 | 0.86 | 1.33 | V |
| V _{PORDN} | iCE40LP384 | Power-On-Reset ramp-down trip | VCC | — | 0.64 | V |
| | | point (band gap based circuit moni- toring VCC, VCCIO_2, VCC_SPI | VCCIO_2 | — | 1.59 | V |
| | | and VPP_2V5) | VCC_SPI | — | 1.59 | V |
| | | | VPP_2V5 | — | 1.59 | V |
| | iCE40LP640, | Power-On-Reset ramp-down trip | VCC | — | 0.75 | V |
| | iCE40LP/HX1K, iCE40LP/HX4K, | point (band gap based circuit moni- toring VCC, VCCIO_2, VCC_SPI | VCCIO_2 | — | 1.29 | V |
| | iCE40LP/HX8K | and VPP_2V5) | VCC_SPI | — | 1.29 | V |
| | | | VPP_2V5 | — | 1.33 | V |

1. These POR trip points are only provided for guidance. Device operation is only characterized for power supply voltages specified under recommended operating conditions.

ESD Performance

Please refer to the iCE40 Product Family Qualification Summary for complete qualification data, including ESD performance.



Static Supply Current – HX Devices^{1, 2, 3, 4}

| Symbol | Parameter | Device | Typ. V _{CC} ⁴ | Units |
|--|--|-------------|-----------------------------------|-------|
| | | iCE40HX1K | 296 | μΑ |
| I _{CC} | Core Power Supply | iCE40HX4K | 1140 | μΑ |
| | | iCE40HX8K | 1140 | μΑ |
| I _{CCPLL} ⁵ | PLL Power Supply | All devices | 0.5 | μΑ |
| I _{PP_2V5} | NVCM Power Supply | All devices | 1.0 | μΑ |
| I _{CCIO,} I _{CC_SPI} | Bank Power Supply ⁴ $V_{CCIO} = 2.5 V$ | All devices | 3.5 | μA |

Assumes blank pattern with the following characteristics: all outputs are tri-stated, all inputs are configured as LVCMOS and held at V_{CCIO} or GND, on-chip PLL is off. For more detail with your specific design, use the Power Calculator tool. Power specified with master SPI configuration mode. Other modes may be up to 25% higher.

2. Frequency = 0 MHz.

3. $T_J = 25 \,^{\circ}C$, power supplies at nominal voltage.

4. Does not include pull-up.

5. V_{CCPLL} is tied to V_{CC} internally in packages without PLLs pins.

Programming NVCM Supply Current – LP Devices^{1, 2, 3, 4}

| Symbol | Parameter | Device | Typ. V _{CC} ⁵ | Units |
|---|--------------------------------|-------------|------------------------|-------|
| | | iCE40LP384 | 60 | μΑ |
| | | iCE40LP640 | 120 | μA |
| I _{CC} Core Power Supp | Core Power Supply | iCE40LP1K | 120 | μΑ |
| | | iCE40LP4K | 350 | μΑ |
| | | iCE40LP8K | 350 | μΑ |
| I _{CCPLL} ^{6, 7} | PLL Power Supply | All devices | 0.5 | μΑ |
| I _{PP_2V5} | NVCM Power Supply | All devices | 2.5 | mA |
| I _{CCIO⁸, I_{CC_SPI}} | Bank Power Supply ⁵ | All devices | 3.5 | mA |

1. Assumes all inputs are held at V_{CCIO} or GND and all outputs are tri-stated.

2. Typical user pattern.

3. SPI programming is at 8 MHz.

4. $T_J = 25 \degree C$, power supplies at nominal voltage.

5. Per bank. $V_{CCIO} = 2.5$ V. Does not include pull-up.

6. No PLL available on the iCE40-LP384 and iCE40-LP640 device.

7. V_{CCPLL} is tied to V_{CC} internally in packages without PLLs pins.

8. V_{PP_FAST}, used only for fast production programming, must be left floating or unconnected in applications, except CM36 and CM49 packages MUST have the V_{PP_FAST} ball connected to V_{CCIO_0} ball externally.



sysIO Differential Electrical Characteristics

The LVDS25E/subLVDSE differential output buffers are available on all banks but the LVDS/subLVDS input buffers are only available on Bank 3 of iCE40 devices.

LVDS25

Over Recommended Operating Conditions

| Parameter Symbol | Parameter Description | Test Conditions | Min. | Тур. | Max. | Units |
|------------------------------------|------------------------------|--------------------------|------------------------------|--------------|----------------------|-------|
| V _{INP,} V _{INM} | Input Voltage | $V_{CCIO}^{1} = 2.5$ | 0 | — | 2.5 | V |
| V _{THD} | Differential Input Threshold | | 250 | 350 | 450 | mV |
| V _{CM} | Input Common Mode Voltage | $V_{\rm CCIO}^{1} = 2.5$ | (V _{CCIO} /2) - 0.3 | $V_{CCIO}/2$ | $(V_{CCIO}/2) + 0.3$ | V |
| I _{IN} | Input Current | Power on | — | — | ±10 | μΑ |

1. Typical.

subLVDS

Over Recommended Operating Conditions

| Parameter Symbol | Parameter Description | Test Conditions | Min. | Тур. | Max. | Units |
|------------------------------------|------------------------------|----------------------|-------------------------------|--------------|-----------------------|-------|
| V _{INP,} V _{INM} | Input Voltage | $V_{CCIO}^{1} = 1.8$ | 0 | | 1.8 | V |
| V _{THD} | Differential Input Threshold | | 100 | 150 | 200 | mV |
| V _{CM} | Input Common Mode Voltage | $V_{CCIO}^{1} = 1.8$ | (V _{CCIO} /2) - 0.25 | $V_{CCIO}/2$ | $(V_{CCIO}/2) + 0.25$ | V |
| I _{IN} | Input Current | Power on | — | | ±10 | μΑ |

1. Typical.



LVDS25E Emulation

iCE40 devices can support LVDSE outputs via emulation on all banks. The output is emulated using complementary LVCMOS outputs in conjunction with resistors across the driver outputs on all devices. The scheme shown in Figure 3-1 is one possible solution for LVDS25E standard implementation. Resistor values in Figure 3-1 are industry standard values for 1% resistors.

Figure 3-1. LVDS25E Using External Resistors




Table 3-1. LVDS25E DC Conditions

| Parameter | Description | Тур. | Units |
|-------------------|-----------------------------|-------|-------|
| Z _{OUT} | Output impedance | 20 | Ohms |
| R _S | Driver series resistor | 150 | Ohms |
| R _P | Driver parallel resistor | 140 | Ohms |
| R _T | Receiver termination | 100 | Ohms |
| V _{OH} | Output high voltage | 1.43 | V |
| V _{OL} | Output low voltage | 1.07 | V |
| V _{OD} | Output differential voltage | 0.30 | V |
| V _{CM} | Output common mode voltage | 1.25 | V |
| Z _{BACK} | Back impedance | 100.5 | Ohms |
| I _{DC} | DC output current | 6.03 | mA |

Over Recommended Operating Conditions



iCE40 External Switching Characteristics – LP Devices ^{1, 2}

Over Recommended Operating Conditions

| Parameter | Description | Device | Min. | Max. | Units |
|-----------------------|---|----------------------|-------|------|-------|
| Clocks | | | | | |
| Global Clocks | | | | | |
| f _{MAX_GBUF} | Frequency for Global Buffer Clock network | All iCE40LP devices | — | 275 | MHz |
| t _{W_GBUF} | Clock Pulse Width for Global Buffer | All iCE40LP devices | 0.92 | — | ns |
| | | iCE40LP384 | - | 370 | ps |
| | | iCE40LP640 | - | 230 | ps |
| SKEW_GBUF | Global Buffer Clock Skew Within a Device | iCE40LP1K | - | 230 | ps |
| | | iCE40LP4K | - | 340 | ps |
| | | iCE40LP8K | - | 340 | ps |
| Pin-LUT-Pin Propa | agation Delay | | | 1 | 1 |
| t _{PD} | Best case propagation delay through one LUT-4 | All iCE40LP devices | — | 9.36 | ns |
| General I/O Pin Pa | rameters (Using Global Buffer Clock withou | it PLL) ³ | | | |
| | | iCE40LP384 | _ | 300 | ps |
| | | iCE40LP640 | — | 200 | ps |
| t _{SKEW_} IO | Data bus skew across a bank of IOs | iCE40LP1K | | 200 | ps |
| | | iCE40LP4K | | 280 | ps |
| | | iCE40LP8K | | 280 | ps |
| | | iCE40LP384 | | 6.33 | ns |
| | | iCE40LP640 | | 5.91 | ns |
| t _{co} | Clock to Output - PIO Output Register | iCE40LP1K | | 5.91 | ns |
| | | iCE40LP4K | | 6.58 | ns |
| | | iCE40LP8K | | 6.58 | ns |
| | | iCE40LP384 | -0.08 | _ | ns |
| | | iCE40LP640 | -0.33 | _ | ns |
| t _{SU} | Clock to Data Setup - PIO Input Register | iCE40LP1K | -0.33 | _ | ns |
| | | iCE40LP4K | -0.63 | _ | ns |
| | | iCE40LP8K | -0.63 | _ | ns |
| | | iCE40LP384 | 1.99 | _ | ns |
| | | iCE40LP640 | 2.81 | _ | ns |
| t _H | Clock to Data Hold - PIO Input Register | iCE40LP1K | 2.81 | _ | ns |
| | | iCE40LP4K | 3.48 | — | ns |
| | | iCE40LP8K | 3.48 | — | ns |
| General I/O Pin Pa | arameters (Using Global Buffer Clock with P | LL) ³ | I | 1 | 1 |
| | | iCE40LP1K | _ | 2.20 | ns |
| t _{COPLL} | Clock to Output - PIO Output Register | iCE40LP4K | | 2.30 | ns |
| | | iCE40LP8K | — — | 2.30 | ns |
| | | iCE40LP1K | 5.23 | — | ns |
| t _{SUPLL} | Clock to Data Setup - PIO Input Register | iCE40LP4K | 6.13 | — | ns |
| | | iCE40LP8K | 6.13 | | ns |



sysCLOCK PLL Timing

Over Recommended Operating Conditions

| Parameter | Descriptions | Conditions | Min. | Max. | Units |
|-------------------------------------|--|--------------------------------------|------|-------|---------------|
| f _{IN} | Input Clock Frequency (REFERENCECLK, EXTFEEDBACK) | | 10 | 133 | MHz |
| f _{OUT} | Output Clock Frequency (PLLOUT) | | 16 | 275 | MHz |
| f _{VCO} | PLL VCO Frequency | | 533 | 1066 | MHz |
| f _{PFD} | Phase Detector Input Frequency | | 10 | 133 | MHz |
| AC Characteris | tics | | | | |
| t | Output Clock Duty Cycle | f _{OUT} < 175 MHz | 40 | 50 | % |
| t _{DT} | Output Clock Duty Cycle | 175 MHz < f _{OUT} < 275 MHz | 35 | 65 | "% |
| t _{PH} | Output Phase Accuracy | | — | +/-12 | deg |
| | Output Clock Period Jitter | f _{OUT} <= 100 MHz | _ | 450 | ps p-p |
| Out | | f _{OUT} > 100 MHz | — | 0.05 | UIPP |
| + 1,5 | Output Clock Cycle-to-cycle Jitter | f _{OUT} <= 100 MHz | — | 750 | ps p-p |
| t _{OPJIT} ^{1, 5} | Output Clock Cycle-10-Cycle Siller | f _{OUT} > 100 MHz | _ | 0.10 | UIPP |
| | Output Clock Phase litter | f _{PFD} <= 25 MHz | _ | 275 | ps p-p |
| | Output Clock Phase Jitter | f _{PFD} > 25 MHz | _ | 0.05 | UIPP |
| t _W | Output Clock Pulse Width | At 90% or 10% | 1.3 | — | ns |
| t _{LOCK} ^{2, 3} | PLL Lock-in Time | | _ | 50 | us |
| t _{UNLOCK} | PLL Unlock Time | | _ | 50 | ns |
| + 4 | Input Clock Period Jitter | $f_{PFD} \ge 20 \text{ MHz}$ | _ | 1000 | ps p-p |
| t _{IPJIT} ⁴ | Input Clock Feriod Siller | f _{PFD} < 20 MHz | _ | 0.02 | UIPP |
| t _{FDTAP} | Fine Delay adjustment, per Tap | | 147 | 195 | ps |
| t _{STABLE} ³ | LATCHINPUTVALUE LOW to PLL Stable | | — | 500 | ns |
| t _{STABLE_PW} ³ | LATCHINPUTVALUE Pulse Width | | — | 100 | ns |
| t _{RST} | RESET Pulse Width | | 10 | — | ns |
| t _{RSTREC} | RESET Recovery Time | | 10 | — | us |
| t _{DYNAMIC_WD} | DYNAMICDELAY Pulse Width | | 100 | _ | VCO Cycles |
| t | Propagation delay with the PLL in bypass | iCE40LP | 1.18 | 4.68 | ns |
| t _{PDBYPASS} | mode | iCE40HX | 1.73 | 4.07 | ns |

1. Period jitter sample is taken over 10,000 samples of the primary PLL output with a clean reference clock. Cycle-to-cycle jitter is taken over 1000 cycles. Phase jitter is taken over 2000 cycles. All values per JESD65B.

2. Output clock is valid after $t_{\mbox{LOCK}}$ for PLL reset and dynamic delay adjustment.

3. At minimum f_{PFD} . As the f_{PFD} increases the time will decrease to approximately 60% the value listed.

4. Maximum limit to prevent PLL unlock from occurring. Does not imply the PLL will operate within the output specifications listed in this table.

5. The jitter values will increase with loading of the PLD fabric and in the presence of SSO noise.



SPI Master or NVCM Configuration Time^{1, 2}

| Symbol | Parameter | Conditions | Тур. | Units |
|---------------------|--------------------------------------|--|------|-------|
| | | iCE40LP384 - Low Frequency (Default) | 25 | ms |
| | | iCE40LP384 - Medium Frequency | 15 | ms |
| | | iCE40LP384 - High Frequency | 11 | ms |
| | | iCE40LP640 - Low Frequency (Default) | 53 | ms |
| | | iCE40LP640 - Medium Frequency | 25 | ms |
| | | iCE40LP640 - High Frequency | 13 | ms |
| | | iCE40LP/HX1K - Low Frequency (Default) | 53 | ms |
| t _{CONFIG} | POR/CRESET_B to Device I/O Active | iCE40LP/HX1K - Medium Frequency | 25 | ms |
| | | iCE40LP/HX1K - High Frequency | 13 | ms |
| | | iCE40LP/HX4K - Low Frequency (Default) | 230 | ms |
| | | iCE40LP/HX4K - Medium Frequency | 110 | ms |
| | | iCE40LP/HX4K - High Frequency | 70 | ms |
| | | iCE40LP/HX8K - Low Frequency (Default) | 230 | ms |
| | | iCE40LP/HX8K - Medium Frequency | 110 | ms |
| | | iCE40LP/HX8K - High Frequency | 70 | ms |

1. Assumes sysMEM Block is initialized to an all zero pattern if they are used.

2. The NVCM download time is measured with a fast ramp rate starting from the maximum voltage of POR trip point.



sysCONFIG Port Timing Specifications¹ (Continued)

| Symbol | Parameter | | Min. | Тур. | Max. | Units |
|-------------------|-----------------------------|---|------|------|------|-------|
| | | iCE40LP384 - Low Frequency (Default) | 600 | _ | — | us |
| | | iCE40LP384 - Medium Frequency | 600 | _ | — | us |
| | | iCE40LP384 - High Frequency | 600 | _ | — | us |
| | | iCE40LP640, iCE40LP/HX1K - Low Frequency (Default) | 800 | _ | _ | us |
| | | iCE40LP640, iCE40LP/HX1K - Medium Frequency | 800 | _ | _ | us |
| | | iCE40LP640, iCE40LP/HX1K - High Frequency | 800 | _ | _ | us |
| | CRESET_B high to first MCLK | iCE40LP/HX1K-Low Frequency (Default) | 800 | _ | — | us |
| ^I MCLK | edge | iCE40LP/HX1K - Medium Frequency | 800 | _ | — | us |
| | | iCE40LP/HX1K - High Frequency | 800 | _ | — | us |
| | | iCE40LP/HX4K - Low Frequency (Default) | 1200 | | — | us |
| | | iCE40LP/HX4K - Medium Frequency | 1200 | _ | — | us |
| | | iCE40LP/HX4K - high frequency | 1200 | _ | — | US |
| | | iCE40LP/HX8K - Low Frequency (Default) | 1200 | _ | — | us |
| | | iCE40LP/HX8K - Medium Frequency | 1200 | | — | us |
| | | iCE40LP/HX8K - High Frequency | 1200 | | | us |

Does not apply for NVCM.
 Supported only with 1.2 V V_{CC} and at 25 °C.
 Extended range f_{MAX} Write operations support up to 53 MHz only with 1.2 V V_{CC} and at 25 °C.



iCE40 LP/HX Family Data Sheet Pinout Information

March 2017

Data Sheet DS1040

Signal Descriptions

| Signal Name | I/O | Descriptions |
|--------------------------------------|-----------|--|
| General Purpose | | |
| IO[Bank]_[Row/Column Number][A/B] | I/O | [Bank] indicates the bank of the device on which the pad is located. [Number] indicates IO number on the device. |
| IO[Bank]_[Row/Column Number][A/B] | I/O | [Bank] indicates the bank of the device on which the pad is located. [Number] indicates IO number on the device. [A/B] indicates the differential I/O. 'A' = negative input. 'B' = positive input. |
| HCIO[Bank]_[Number] | I/O | High Current IO. [Bank] indicates the bank of the device on which the pad is located. [Number] indicates IO number. |
| NC | — | No connect |
| GND | — | GND – Ground. Dedicated pins. It is recommended that all GNDs are tied together. |
| VCC | — | VCC – The power supply pins for core logic. Dedicated pins. It is recommended that all VCCs are tied to the same supply. |
| VCCIO_x | — | VCCIO – The power supply pins for I/O Bank x. Dedicated pins. All VCCIOs located in the same bank are tied to the same supply. |
| PLL and Global Functions (| Used as u | ser-programmable I/O pins when not used for PLL or clock pins) |
| VCCPLLx | _ | PLL VCC – Power. Dedicated pins. The PLL requires a separate power and ground that is quiet and stable to reduce the output clock jitter of the PLL. |
| GNDPLLx | _ | PLL GND – Ground. Dedicated pins. The sysCLOCK PLL has the DC ground con- nection made on the FPGA, so the external PLL ground connection (GNDPLL) must NOT be connected to the board's ground. |
| GBINx | — | Global pads. Two per side. |
| Programming and Configur | ation | |
| CBSEL[0:1] | I/O | Dual function pins. I/Os when not used as CBSEL. Optional ColdBoot configuration SELect input, if ColdBoot mode is enabled. |
| CRESET_B | I | Configuration Reset, active Low. Dedicated input. No internal pull-up resistor. Either actively drive externally or connect a 10 KOhm pull-up resistor to VCCIO_2. |
| CDONE | I/O | Configuration Done. Includes a permanent weak pull-up resistor to VCCIO_2. If driv- ing external devices with CDONE output, an external pull-up resistor to VCCIO_2 may be required. Refer to the TN1248, iCE40 Programming and Configuration for more details. Following device configuration the iCE40LP640 and iCE40LP1K in the SWG16 package CDONE pin can be used as a user output. |
| VCC_SPI | — | SPI interface voltage supply input. Must have a valid voltage even if configuring from NVCM. |
| SPI_SCK | I/O | Input Configuration Clock for configuring an FPGA in Slave SPI mode. Output Configuration Clock for configuring an FPGA configuration modes. |
| SPI_SS_B | I/O | SPI Slave Select. Active Low. Includes an internal weak pull-up resistor to VCC_SPI during configuration. During configuration, the logic level sampled on this pin determines the configuration mode used by the iCE40 device. An input when sampled at the start of configuration. An input when in SPI Peripheral configuration mode (SPI_SS_B = Low). An output when in Master SPI Flash configuration mode. |
| SPI_SI | I/O | Slave SPI serial data input and master SPI serial data output |
| SPI_SO | I/O | Slave SPI serial data output and master SPI serial data input |

^{© 2017} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Pin Information Summary

| | i | CE40LP38 | 84 | iCE40LP640 | | | | iCE4 | 0LP1K | | | |
|---|------|-------------------|-------------------|------------|-------|----------------------|----------------------|------|-------|------|-------|-------|
| | SG32 | CM36 ² | CM49 ² | SWG16 | SWG16 | CM36 ^{1, 2} | CM49 ^{1, 2} | CM81 | CB81 | QN84 | CM121 | CB121 |
| General Purpose I/O per Ban | k | | | | | | | | | | | |
| Bank 0 | 6 | 4 | 10 | 3 | 3 | 4 | 10 | 17 | 17 | 17 | 24 | 24 |
| Bank 1 | 5 | 7 | 7 | 0 | 0 | 7 | 7 | 15 | 16 | 17 | 25 | 21 |
| Bank 2 | 0 | 4 | 4 | 1 | 1 | 4 | 4 | 11 | 8 | 11 | 18 | 19 |
| Bank 3 | 6 | 6 | 12 | 2 | 2 | 6 | 10 | 16 | 17 | 18 | 24 | 24 |
| Configuration | 4 | 4 | 4 | 4 | 4 | 4 | 4 | 4 | 4 | 4 | 4 | 4 |
| Total General Purpose Single Ended I/O | 21 | 25 | 37 | 10 | 10 | 25 | 35 | 63 | 62 | 67 | 95 | 92 |
| High Current Outputs per Ba | ink | | | | | | | | | | | |
| Bank 0 | 0 | 0 | 0 | 3 | 3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Bank 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Bank 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Bank 3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Total Current Outputs | 0 | 0 | 0 | 3 | 3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Differential Inputs per Bank | | | | L | | | | | | • | | |
| Bank 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Bank 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Bank 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Bank 3 | 3 | 3 | 6 | 1 | 1 | 3 | 5 | 8 | 9 | 7 | 12 | 12 |
| Total Differential Inputs | 3 | 3 | 6 | 1 | 1 | 3 | 5 | 8 | 9 | 7 | 12 | 12 |
| Dedicated Inputs per Bank | | | | | | | | | | | | |
| Bank 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Bank 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Bank 2 | 2 | 2 | 2 | 1 | 1 | 2 | 2 | 2 | 2 | 2 | 2 | 2 |
| Bank 3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Configuration | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Total Dedicated Inputs | 2 | 2 | 2 | 1 | 1 | 2 | 2 | 2 | 2 | 2 | 2 | 2 |
| Vccio Pins | | 1 | | | | 1 | | | 1 | | | |
| Bank 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 2 | 1 |
| Bank 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 2 | 1 |
| Bank 2 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 2 | 1 |
| Bank 3 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 2 | 2 |
| VCC | 1 | 1 | 2 | 1 | 1 | 1 | 2 | 3 | 3 | 4 | 4 | 4 |
| VCC_SPI | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| VPP_2V5 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| VPP_FAST ³ | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 |
| VCCPLL | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| GND | 2 | 3 | 3 | 2 | 2 | 3 | 4 | 5 | 8 | 4 | 8 | 11 |
| NC | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 3 |
| Total Count of Bonded Pins | 32 | 36 | 49 | 16 | 16 | 36 | 49 | 81 | 81 | 84 | 121 | 121 |

V_{CCIO2} and V_{CCIO1} are connected together.
 V_{CCIO2} and V_{CCIO3} are connected together.
 V_{PP_FAST}, used only for fast production programming, must be left floating or unconnected in applications, except CM36 and CM49 packages MUST have the V_{PP_FAST} ball connected to V_{CCIO_0} ball externally.



Pin Information Summary (Continued)

| | | iCE40LP4K | | | iCE40LP8K | | | iCE40HX1K | | |
|---|---------|-----------|-------|------|-----------|-------|-------|-----------|-------|--|
| | CM81 | CM121 | CM225 | CM81 | CM121 | CM225 | VQ100 | CB132 | TQ144 | |
| General Purpose I/O per | r Bank | | | | | | | | | |
| Bank 0 | 17 | 23 | 46 | 17 | 23 | 46 | 19 | 24 | 23 | |
| Bank 1 | 15 | 21 | 42 | 15 | 21 | 42 | 19 | 25 | 25 | |
| Bank 2 | 9 | 19 | 40 | 9 | 19 | 40 | 12 | 20 | 20 | |
| Bank 3 | 18 | 26 | 46 | 18 | 26 | 46 | 18 | 22 | 24 | |
| Configuration | 4 | 4 | 4 | 4 | 4 | 4 | 4 | 4 | 4 | |
| Total General Purpose Single Ended I/O | 63 | 93 | 178 | 63 | 93 | 178 | 72 | 95 | 96 | |
| High Current Outputs p | er Bank | • | • | | | • | | | • | |
| Bank 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Bank 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Bank 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Bank 3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Total Differential Inputs | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Differential Inputs per B | ank | | | | | | | | | |
| Bank 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Bank 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Bank 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Bank 3 | 9 | 13 | 23 | 9 | 13 | 23 | 9 | 11 | 12 | |
| Total Differential Inputs | 9 | 13 | 23 | 9 | 13 | 23 | 9 | 11 | 12 | |
| Dedicated Inputs per Ba | ank | | | | | | | | | |
| Bank 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Bank 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | |
| Bank 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | |
| Bank 3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Configuration | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Total Dedicated Inputs | 2 | 2 | 3 | 2 | 2 | 3 | 2 | 3 | 3 | |
| Vccio Pins | | | | • | | | • | • | | |
| Bank 0 | 1 | 1 | 3 | 1 | 1 | 3 | 2 | 2 | 2 | |
| Bank 1 | 1 | 1 | 3 | 1 | 1 | 3 | 2 | 2 | 2 | |
| Bank 2 | 1 | 1 | 3 | 1 | 1 | 3 | 2 | 2 | 2 | |
| Bank 3 | 1 | 2 | 4 | 1 | 2 | 4 | 3 | 3 | 2 | |
| VCC | 3 | 4 | 8 | 3 | 4 | 8 | 4 | 5 | 4 | |
| VCC_SPI | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | |
| VPP_2V5 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | |
| VPP_FAST ¹ | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | |
| VCCPLL | 1 | 2 | 2 | 1 | 2 | 2 | 0 | 1 | 1 | |
| GND | 5 | 12 | 18 | 5 | 12 | 18 | 10 | 14 | 10 | |
| NC | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2 | 19 | |
| Total Count of Bonded Pins | 81 | 121 | 225 | 81 | 121 | 225 | 100 | 132 | 144 | |

1. V_{PP_FAST}, used only for fast production programming, must be left floating or unconnected in applications.



Pin Information Summary (Continued)

| | | iCE40HX4K | | iCE40HX8K | | | |
|--|-------|-----------|-------|-----------|-------|-------|-------|
| | BG121 | CB132 | TQ144 | BG121 | CB132 | CM225 | CT256 |
| General Purpose I/O per Bank | | | | | | | |
| Bank 0 | 23 | 24 | 27 | 23 | 24 | 46 | 52 |
| Bank 1 | 21 | 25 | 29 | 21 | 25 | 42 | 52 |
| Bank 2 | 19 | 18 | 19 | 19 | 18 | 40 | 46 |
| Bank 3 | 26 | 24 | 28 | 26 | 24 | 46 | 52 |
| Configuration | 4 | 4 | 4 | 4 | 4 | 4 | 4 |
| Total General Purpose Single Ended I/O | 93 | 95 | 107 | 93 | 95 | 178 | 206 |
| High Current Outputs per Bank | | • | • | | • | | |
| Bank 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Bank 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Bank 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Bank 3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Total Differential Inputs | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Differential Inputs per Bank | • | • | | | • | • | |
| Bank 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Bank 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Bank 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Bank 3 | 13 | 12 | 14 | 13 | 12 | 23 | 26 |
| Total Differential Inputs | 13 | 12 | 14 | 13 | 12 | 23 | 26 |
| Dedicated Inputs per Bank | • | | • | • | • | | • |
| Bank 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Bank 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 |
| Bank 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 |
| Bank 3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Configuration | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Total Dedicated Inputs | 2 | 3 | 3 | 2 | 3 | 3 | 3 |
| Vccio Pins | • | • | • | • | • | | • |
| Bank 0 | 1 | 2 | 2 | 1 | 2 | 3 | 4 |
| Bank 1 | 1 | 2 | 2 | 1 | 2 | 3 | 4 |
| Bank 2 | 1 | 2 | 2 | 1 | 2 | 3 | 4 |
| Bank 3 | 2 | 3 | 2 | 2 | 3 | 4 | 4 |
| VCC | 4 | 5 | 4 | 4 | 5 | 8 | 6 |
| VCC_SPI | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| VPP_2V5 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| VPP_FAST ¹ | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| VCCPLL | 2 | 2 | 2 | 2 | 2 | 2 | 2 |
| GND | 12 | 15 | 11 | 12 | 15 | 18 | 20 |
| NC | 0 | 0 | 6 | 0 | 0 | 0 | 0 |
| Total Count of Bonded Pins | 121 | 132 | 144 | 121 | 132 | 225 | 256 |

1. V_{PP_FAST}, used only for fast production programming, must be left floating or unconnected in applications.



Ultra Low Power Industrial Grade Devices, Halogen Free (RoHS) Packaging

| Part Number | LUTs | Supply Voltage | Package | Leads | Temp. |
|----------------------|------|----------------|--------------------|-------|-------|
| ICE40LP384-CM36 | 384 | 1.2 V | Halogen-Free ucBGA | 36 | IND |
| ICE40LP384-CM36TR | 384 | 1.2 V | Halogen-Free ucBGA | 36 | IND |
| ICE40LP384-CM36TR1K | 384 | 1.2 V | Halogen-Free ucBGA | 36 | IND |
| ICE40LP384-CM49 | 384 | 1.2 V | Halogen-Free ucBGA | 49 | IND |
| ICE40LP384-CM49TR | 384 | 1.2 V | Halogen-Free ucBGA | 49 | IND |
| ICE40LP384-CM49TR1K | 384 | 1.2 V | Halogen-Free ucBGA | 49 | IND |
| ICE40LP384-SG32 | 384 | 1.2 V | Halogen-Free QFN | 32 | IND |
| ICE40LP384-SG32TR | 384 | 1.2 V | Halogen-Free QFN | 32 | IND |
| ICE40LP384-SG32TR1K | 384 | 1.2 V | Halogen-Free QFN | 32 | IND |
| ICE40LP640-SWG16TR | 640 | 1.2 V | Halogen-Free WLCSP | 16 | IND |
| ICE40LP640-SWG16TR50 | 640 | 1.2 V | Halogen-Free WLCSP | 16 | IND |
| ICE40LP640-SWG16TR1K | 640 | 1.2 V | Halogen-Free WLCSP | 16 | IND |
| ICE40LP1K-SWG16TR | 1280 | 1.2 V | Halogen-Free WLCSP | 16 | IND |
| ICE40LP1K-SWG16TR50 | 1280 | 1.2 V | Halogen-Free WLCSP | 16 | IND |
| ICE40LP1K-SWG16TR1K | 1280 | 1.2 V | Halogen-Free WLCSP | 16 | IND |
| ICE40LP1K-CM36 | 1280 | 1.2 V | Halogen-Free ucBGA | 36 | IND |
| ICE40LP1K-CM36TR | 1280 | 1.2 V | Halogen-Free ucBGA | 36 | IND |
| ICE40LP1K-CM36TR1K | 1280 | 1.2 V | Halogen-Free ucBGA | 36 | IND |
| ICE40LP1K-CM49 | 1280 | 1.2 V | Halogen-Free ucBGA | 49 | IND |
| ICE40LP1K-CM49TR | 1280 | 1.2 V | Halogen-Free ucBGA | 49 | IND |
| ICE40LP1K-CM49TR1K | 1280 | 1.2 V | Halogen-Free ucBGA | 49 | IND |
| ICE40LP1K-CM81 | 1280 | 1.2 V | Halogen-Free ucBGA | 81 | IND |
| ICE40LP1K-CM81TR | 1280 | 1.2 V | Halogen-Free ucBGA | 81 | IND |
| ICE40LP1K-CM81TR1K | 1280 | 1.2 V | Halogen-Free ucBGA | 81 | IND |
| ICE40LP1K-CB81 | 1280 | 1.2 V | Halogen-Free csBGA | 81 | IND |
| ICE40LP1K-CB81TR | 1280 | 1.2 V | Halogen-Free csBGA | 81 | IND |
| ICE40LP1K-CB81TR1K | 1280 | 1.2 V | Halogen-Free csBGA | 81 | IND |
| ICE40LP1K-CM121 | 1280 | 1.2 V | Halogen-Free ucBGA | 121 | IND |
| ICE40LP1K-CM121TR | 1280 | 1.2 V | Halogen-Free ucBGA | 121 | IND |
| ICE40LP1K-CM121TR1K | 1280 | 1.2 V | Halogen-Free ucBGA | 121 | IND |
| ICE40LP1K-CB121 | 1280 | 1.2 V | Halogen-Free csBGA | 121 | IND |
| ICE40LP1K-QN84 | 1280 | 1.2 V | Halogen-Free QFN | 84 | IND |
| ICE40LP4K-CM81 | 3520 | 1.2 V | Halogen-Free ucBGA | 81 | IND |
| ICE40LP4K-CM81TR | 3520 | 1.2 V | Halogen-Free ucBGA | 81 | IND |
| ICE40LP4K-CM81TR1K | 3520 | 1.2 V | Halogen-Free ucBGA | 81 | IND |
| ICE40LP4K-CM121 | 3520 | 1.2 V | Halogen-Free ucBGA | 121 | IND |
| ICE40LP4K-CM121TR | 3520 | 1.2 V | Halogen-Free ucBGA | 121 | IND |
| ICE40LP4K-CM121TR1K | 3520 | 1.2 V | Halogen-Free ucBGA | 121 | IND |
| ICE40LP4K-CM225 | 3520 | 1.2 V | Halogen-Free ucBGA | 225 | IND |
| ICE40LP8K-CM81 | 7680 | 1.2 V | Halogen-Free ucBGA | 81 | IND |
| ICE40LP8K-CM81TR | 7680 | 1.2 V | Halogen-Free ucBGA | 81 | IND |
| ICE40LP8K-CM81TR1K | 7680 | 1.2 V | Halogen-Free ucBGA | 81 | IND |
| ICE40LP8K-CM121 | 7680 | 1.2 V | Halogen-Free ucBGA | 121 | IND |
| ICE40LP8K-CM121TR | 7680 | 1.2 V | Halogen-Free ucBGA | 121 | IND |



iCE40 LP/HX Family Data Sheet Supplemental Information

March 2017

Data Sheet DS1040

For Further Information

A variety of technical notes for the iCE40 family are available on the Lattice web site.

- TN1248, iCE40 Programming and Configuration
- TN1250, Memory Usage Guide for iCE40 Devices
- TN1251, iCE40 sysCLOCK PLL Design and Usage Guide
- TN1252, iCE40 Hardware Checklist
- TN1253, Using Differential I/O (LVDS, Sub-LVDS) in iCE40 Devices
- TN1074, PCB Layout Recommendations for BGA Packages
- iCE40 Pinout Files
- Thermal Management document
- Lattice design tools
- IBIS
- Package Diagrams Data Sheet
- Schematic Symbols

© 2017 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



| Date | Version | Section | Change Summary |
|----------------|---------|-------------------------------------|---|
| February 2014 | 02.8 | Introduction | Updated Features section. — Corrected standby power units. — Included High Current LED Drivers |
| | | | Updated Table 1-1, iCE40 Family Selection Guide. — Removed LP384 Programmable I/O for 81 ucBGA package. |
| | | Architecture | Updated Supported Standards section. Added information on High Current LED drivers. |
| | | DC and Switching | Corrected typos. |
| | | Characteristics | Added footnote to the Peak Startup Supply Current – LP Devices table. |
| | | Ordering Information | Updated part number description in the Ultra Low Power (LP) Devices section. |
| | | | Added part numbers to the Ultra Low Power Industrial Grade Devices, Halogen Free (RoHS) Packaging table. |
| October 2013 | 02.7 | Introduction | Updated Features list and iCE40 Family Selection Guide table. |
| | | Architecture | Revised iCE40-1K device to iCE40LP/HX1K device. |
| | | DC and Switching Characteristics | Added iCE40LP640 device information. |
| | | Pinout Information | Added iCE40LP640 and iCE40LP1K information. |
| | | Ordering Information | Added iCE40LP640 and iCE40LP1K information. |
| September 2013 | 02.6 | DC and Switching | Updated Absolute Maximum Ratings section. |
| | | Characteristics | Updated sysCLOCK PLL Timing – Preliminary table. |
| | | Pinout Information | Updated Pin Information Summary table. |
| August 2013 | 02.5 | Introduction | Updated the iCE40 Family Selection Guide table. |
| | | DC and Switching Characteristics | Updated the following tables: — Absolute Maximum Ratings — Power-On-Reset Voltage Levels — Static Supply Current – LP Devices — Static Supply Current – HX Devices — Programming NVCM Supply Current – LP Devices — Programming NVCM Supply Current – HX Devices — Peak Startup Supply Current – LP Devices — sysIO Recommended Operating Conditions — Typical Building Block Function Performance – HX Devices — iCE40 External Switching Characteristics – HX Devices — sysCLOCK PLL Timing – Preliminary — SPI Master or NVCM Configuration Time |
| | | Pinout Information | Updated the Pin Information Summary table. |
| July 2013 | 02.4 | Introduction | Updated the iCE40 Family Selection Guide table. |
| | | DC and Switching | Updated the sysCONFIG Port Timing Specifications table. |
| | | Characteristics | Updated footnote in DC Electrical Characteristics table. |
| | | | GDDR tables removed. Support to be provided in a technical note. |
| | | Pinout Information | Updated the Pin Information Summary table. |
| | | Ordering Information | Updated the top-side markings figure. |
| | | | Updated the Ultra Low Power Industrial Grade Devices, Halogen Free (RoHS) Packaging table. |
| May 2013 | 02.3 | DC and Switching Characteristics | Added new data from Characterization. |