

Welcome to **E-XFL.COM** 

## Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	440
Number of Logic Elements/Cells	3520
Total RAM Bits	81920
Number of I/O	63
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	81-VFBGA
Supplier Device Package	81-UCBGA (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/ice40lp4k-cm81tr1k

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Table 1-1. iCE40 Family Selection Guide (continued)	Table 1-1.	iCE40 Famil	y Selection	Guide	(continued)
---	------------	-------------	-------------	-------	-------------

84 QFN								
(7 mm x 7 mm, 0.5 mm)	QN84		67(7) <sup>1</sup>					
100 VQFP (14 mm x 14 mm, 0.5 mm)	VQ100					72(9) <sup>1</sup>		
121 ucBGA (5 mm x 5 mm, 0.4 mm)	CM121		95(12)	93(13)	93(13)			
121 csBGA (6 mm x 6 mm, 0.5 mm)	CB121		92(12)					
121 caBGA (9 mm x 9 mm, 0.8 mm)	BG121						93(13)	93(13)
132 csBGA (8 mm x 8 mm, 0.5 mm)	CB132					95(11)	95(12)	95(12)
144 TQFP (20 mm x 20 mm, 0.5 mm)	TQ144					96(12)	107(14)	
225 ucBGA (7 mm x 7 mm, 0.4 mm)	CM225			178(23)	178(23)			178(23)
256-ball caBGA (14 mm x 14 mm, 0.8 mm)	CT256							206(26)

- 1. No PLL available on the 16 WLCSP, 36 ucBGA, 81 csBGA, 84 QFN and 100 VQFP packages.
- 2. Only one PLL available on the 81 ucBGA package.
- 3. High Current I/Os only available on the 16 WLCSP package.

#### Introduction

The iCE40 family of ultra-low power, non-volatile FPGAs has five devices with densities ranging from 384 to 7680 Look-Up Tables (LUTs). In addition to LUT-based, low-cost programmable logic, these devices feature Embedded Block RAM (EBR), Non-volatile Configuration Memory (NVCM) and Phase Locked Loops (PLLs). These features allow the devices to be used in low-cost, high-volume consumer and system applications. Select packages offer High-Current drivers that are ideal to drive three white LEDs, or one RGB LED.

The iCE40 devices are fabricated on a 40 nm CMOS low power process. The device architecture has several features such as programmable low-swing differential I/Os and the ability to turn off on-chip PLLs dynamically. These features help manage static and dynamic power consumption, resulting in low static power for all members of the family. The iCE40 devices are available in two versions – ultra low power (LP) and high performance (HX) devices.

The iCE40 FPGAs are available in a broad range of advanced halogen-free packages ranging from the space saving 1.40x1.48 mm WLCSP to the PCB-friendly 20x20 mm TQFP. Table 1-1 shows the LUT densities, package and I/O options, along with other key parameters.

The iCE40 devices offer enhanced I/O features such as pull-up resistors. Pull-up features are controllable on a "per-pin" basis.

The iCE40 devices also provide flexible, reliable and secure configuration from on-chip NVCM. These devices can also configure themselves from external SPI Flash or be configured by an external master such as a CPU.

Lattice provides a variety of design tools that allow complex designs to be efficiently implemented using the iCE40 family of devices. Popular logic synthesis tools provide synthesis library support for iCE40. Lattice design tools use the synthesis tool output along with the user-specified preferences and constraints to place and route the design in the iCE40 device. These tools extract the timing from the routing and back-annotate it into the design for timing verification.

Lattice provides many pre-engineered IP (Intellectual Property) modules, including a number of reference designs, licensed free of charge, optimized for the iCE40 FPGA family. By using these configurable soft core IP cores as standardized blocks, users are free to concentrate on the unique aspects of their design, increasing their productivity.




# iCE40 LP/HX Family Data Sheet Architecture

March 2017 Data Sheet DS1040

#### **Architecture Overview**

The iCE40 family architecture contains an array of Programmable Logic Blocks (PLB), sysCLOCK™ PLLs, Non-volatile Programmable Configuration Memory (NVCM) and blocks of sysMEM™ Embedded Block RAM (EBR) surrounded by Programmable I/O (PIO). Figure 2-1 shows the block diagram of the iCE40LP/HX1K device.

Figure 2-1. iCE40LP/HX1K Device, Top View



The logic blocks, Programmable Logic Blocks (PLB) and sysMEM EBR blocks, are arranged in a two-dimensional grid with rows and columns. Each column has either logic blocks or EBR blocks. The PIO cells are located at the periphery of the device, arranged in banks. The PLB contains the building blocks for logic, arithmetic, and register functions. The PIOs utilize a flexible I/O buffer referred to as a sysIO buffer that supports operation with a variety of interface standards. The blocks are connected with many vertical and horizontal routing channel resources. The place and route software tool automatically allocates these routing resources.

In the iCE40 family, there are up to four independent sysIO banks. Note on some packages  $V_{CCIO}$  banks are tied together. There are different types of I/O buffers on the different banks. Refer to the details in later sections of this document. The sysMEM EBRs are large 4 kbit, dedicated fast memory blocks. These blocks can be configured as RAM, ROM or FIFO.

The iCE40 architecture also provides up to two sysCLOCK Phase Locked Loop (PLL) blocks. The PLLs have multiply, divide, and phase shifting capabilities that are used to manage the frequency and phase relationships of the clocks.

Every device in the family has a SPI port that supports programming and configuration of the device. The iCE40 includes on-chip, Nonvolatile Configuration Memory (NVCM).

© 2017 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



#### Routing

There are many resources provided in the iCE40 devices to route signals individually with related control signals. The routing resources consist of switching circuitry, buffers and metal interconnect (routing) segments.

The inter-PLB connections are made with three different types of routing resources: Adjacent (spans two PLBs), x4 (spans five PLBs) and x12 (spans thirteen PLBs). The Adjacent, x4 and x12 connections provide fast and efficient connections in the diagonal, horizontal and vertical directions.

The design tool takes the output of the synthesis tool and places and routes the design.

#### **Clock/Control Distribution Network**

Each iCE40 device has eight global inputs, two pins on each side of the device. Note that not all GBINs are available in all packages.

These global inputs can be used as high fanout nets, clock, reset or enable signals. The dedicated global pins are identified as GBIN[7:0] and the global buffers are identified as-GBUF[7:0]. These eight inputs may be used as general purpose I/O if they are not used to drive the clock nets. Global buffer GBUF7 in I/O Bank 3 also provides an optional direct LVDS25 or subLVDS differential clock input.

Table 2-2 lists the connections between a specific global buffer and the inputs on a PLB. All global buffers optionally connect to the PLB CLK input. Any four of the eight global buffers can drive logic inputs to a PLB. Even-numbered global buffers optionally drive the Set/Reset input to a PLB. Similarly, odd-numbered buffers optionally drive the PLB clock-enable input.

Table 2-2. Global Buffer (GBUF) Connections to Programmable Logic Blocks

Global Buffer	LUT Inputs	Clock	Reset	Clock Enable
GBUF0		Yes	Yes	
GBUF1		Yes		Yes
GBUF2		Yes	Yes	
GBUF3	Yes, any 4 of 8	Yes		Yes
GBUF4	GBUF Inputs	Yes	Yes	
GBUF5	7	Yes		Yes
GBUF6		Yes	Yes	
GBUF7	7	Yes		Yes

The maximum frequency for the global buffers are shown in the iCE40 External Switching Characteristics tables later in this document.

#### **Global Hi-Z Control**

The global high-impedance control signal, GHIZ, connects to all I/O pins on the iCE40 device. This GHIZ signal is automatically asserted throughout the configuration process, forcing all user I/O pins into their high-impedance state.



#### Table 2-3. PLL Signal Descriptions

Signal Name	Direction	Description
REFERENCECLK	Input	Input reference clock
BYPASS	Input	When FEEDBACK_PATH is set to SIMPLE, the BYPASS control selects which clock signal connects to the PLLOUT output.
BTFAGG	input	0 = PLL generated signal 1 = REFERENCECLK
EXTFEEDBACK	Input	External feedback input to PLL. Enabled when the FEEDBACK_PATH attribute is set to EXTERNAL.
DYNAMICDELAY[3:0]	Input	Fine delay adjustment control inputs. Enabled when DELAY_ADJUSTMENT_MODE is set to DYNAMIC.
LATCHINPUTVALUE	Input	When enabled, forces the PLL into low-power mode; PLL output is held static at the last input clock value. Set ENABLE ICEGATE_PORTA and PORTB to '1' to enable.
PLLOUTGLOBAL	Output	Output from the Phase-Locked Loop (PLL). Drives a global clock network on the FPGA. The port has optimal connections to global clock buffers GBUF4 and GBUF5.
PLLOUTCORE	Output	Output clock generated by the PLL, drives regular FPGA routing. The frequency generated on this output is the same as the frequency of the clock signal generated on the PLLOUTLGOBAL port.
LOCK	Output	When High, indicates that the PLL output is phase aligned or locked to the input reference clock.
RESET	Input	Active low reset.

#### sysMEM Embedded Block RAM Memory

Larger iCE40 device includes multiple high-speed synchronous sysMEM Embedded Block RAMs (EBRs), each 4 kbit in size. This memory can be used for a wide variety of purposes including data buffering, and FIFO.

#### sysMEM Memory Block

The sysMEM block can implement single port, pseudo dual port, or FIFO memories with programmable logic resources. Each block can be used in a variety of depths and widths as shown in Table 2-4.

Table 2-4. sysMEM Block Configurations<sup>1</sup>

Block RAM Configuration	Block RAM Configuration and Size	WADDR Port Size (Bits)	WDATA Port Size (Bits)	RADDR Port Size (Bits)	RDATA Port Size (Bits)	MASK Port Size (Bits)
SB_RAM256x16 SB_RAM256x16NR SB_RAM256x16NW SB_RAM256x16NRNW	256x16 (4K)	8 [7:0]	16 [15:0]	8 [7:0]	16 [15:0]	16 [15:0]
SB_RAM512x8 SB_RAM512x8NR SB_RAM512x8NW SB_RAM512x8NRNW	512x8 (4K)	9 [8:0]	8 [7:0]	9 [8:0]	8 [7:0]	No Mask Port
SB_RAM1024x4 SB_RAM1024x4NR SB_RAM1024x4NW SB_RAM1024x4NRNW	1024x4 (4K)	10 [9:0]	4 [3:0]	10 [9:0]	4 [3:0]	No Mask Port
SB_RAM2048x2 SB_RAM2048x2NR SB_RAM2048x2NW SB_RAM2048x2NRNW	2048x2 (4K)	11 [10:0]	2 [1:0]	11 [10:0]	2 [1:0]	No Mask Port

<sup>1.</sup> For iCE40 EBR primitives with a negative-edged Read or Write clock, the base primitive name is appended with a 'N' and a 'R' or 'W' depending on the clock that is affected.



Figure 2-6. iCE I/O Register Block Diagram




Table 2-6. PIO Signal List

Pin Name	I/O Type	Description
OUTPUT_CLK	Input	Output register clock
CLOCK_ENABLE	Input	Clock enable
INPUT_CLK	Input	Input register clock
OUTPUT_ENABLE	Input	Output enable
D_OUT_0/1	Input	Data from the core
D_IN_0/1	Output	Data to the core
LATCH_INPUT_VALUE	Input	Latches/holds the Input Value

#### sysIO Buffer

Each I/O is associated with a flexible buffer referred to as a sysIO buffer. These buffers are arranged around the periphery of the device in groups referred to as banks. The sysIO buffers allow users to implement a wide variety of standards that are found in today's systems including LVCMOS and LVDS25.

High Current LED Drivers combine three sysIO buffers together. This allows for programmable drive strength. This also allows for high current drivers that are ideal to drive three white LEDs, or one RGB LED. Each bank is capable of supporting multiple I/O standards including single-ended LVCMOS buffers and differential LVDS25E output buf-



fers. Bank 3 additionally supports differential LVDS25 input buffers. Each sysIO bank has its own dedicated power supply.

#### Typical I/O Behavior During Power-up

The internal power-on-reset (POR) signal is deactivated when  $V_{CC}$ ,  $V_{CCIO\_2}$ ,  $V_{PP\_2V5}$ , and  $V_{CC\_SPI}$  have reached the level defined in the Power-On-Reset Voltage table in the DC and Switching Characteristics section of this data sheet. After the POR signal is deactivated, the FPGA core logic becomes active. It is the user's responsibility to ensure that all  $V_{CCIO}$  banks are active with valid input logic levels to properly control the output logic states of all the I/O banks that are critical to the application. The default configuration of the I/O pins in a device prior to configuration is tri-stated with a weak pull-up to  $V_{CCIO}$ . The I/O pins will maintain the pre-configuration state until  $V_{CC}$  and  $V_{CCIO}$  (for I/O banks containing configuration I/Os) have reached levels, at which time the I/Os will take on the software user-configured settings only after a proper download/configuration. Unused IOs are automatically blocked and the pullup termination is disabled.

#### **Supported Standards**

The iCE40 sysIO buffer supports both single-ended and differential input standards. The single-ended standard supported is LVCMOS. The buffer supports the LVCMOS 1.8, 2.5, and 3.3 V standards. The buffer has individually configurable options for bus maintenance (weak pull-up or none). The High Current output buffer have individually configurable options for drive strength.

Table 2-7 and Table 2-8 show the I/O standards (together with their supply and reference voltages) supported by the iCE40 devices.

Table 2-7. Supported Input Standards

Input Standard		V <sub>CCIO</sub> (Typical)	
input Standard	3.3 V	2.5 V	1.8 V
Single-Ended Interfaces	<u> </u>		
LVCMOS33	Yes		
LVCMOS25		Yes	
LVCMOS18			Yes
Differential Interfaces	<u> </u>		
LVDS25 <sup>1</sup>		Yes	
subLVDS <sup>1</sup>			Yes

<sup>1.</sup> Bank 3 only.

Table 2-8. Supported Output Standards

Output Standard	V <sub>CCIO</sub> (Typical)	
Single-Ended Interfaces		
LVCMOS33	3.3	
LVCMOS25	2.5	
LVCMOS18	1.8	
Differential Interfaces		
LVDS25E <sup>1</sup>	2.5	
subLVDSE <sup>1</sup>	1.8	

<sup>1.</sup> These interfaces can be emulated with external resistors in all devices.

#### **Non-Volatile Configuration Memory**

All iCE40 devices provide a Non-Volatile Configuration Memory (NVCM) block which can be used to configure the device.

For more information on the NVCM, please refer to TN1248, iCE40 Programming and Configuration Usage Guide.



## Static Supply Current – HX Devices<sup>1, 2, 3, 4</sup>

Symbol	Parameter	Device	Typ. V <sub>CC</sub> ⁴	Units
		iCE40HX1K	296	μΑ
I <sub>CC</sub>	Core Power Supply	iCE40HX4K	1140	μΑ
		iCE40HX8K	1140	μΑ
I <sub>CCPLL</sub> <sup>5</sup>	PLL Power Supply	All devices	0.5	μΑ
I <sub>PP_2V5</sub>	NVCM Power Supply	All devices	1.0	μΑ
Iccio, Icc_spi	Bank Power Supply <sup>4</sup> V <sub>CCIO</sub> = 2.5 V	All devices	3.5	μΑ

Assumes blank pattern with the following characteristics: all outputs are tri-stated, all inputs are configured as LVCMOS and held at V<sub>CCIO</sub> or GND, on-chip PLL is off. For more detail with your specific design, use the Power Calculator tool. Power specified with master SPI configuration mode. Other modes may be up to 25% higher.

- 2. Frequency = 0 MHz.
- 3.  $T_J = 25$  °C, power supplies at nominal voltage.
- 4. Does not include pull-up.
- 5.  $V_{\mbox{\footnotesize CCPLL}}$  is tied to  $V_{\mbox{\footnotesize CC}}$  internally in packages without PLLs pins.

## Programming NVCM Supply Current – LP Devices<sup>1, 2, 3, 4</sup>

Symbol	Parameter	Device	Typ. V <sub>CC</sub> ⁵	Units
		iCE40LP384	60	μΑ
		iCE40LP640	120	μΑ
I <sub>CC</sub>	Core Power Supply	iCE40LP1K	120	μΑ
		iCE40LP4K	350	μΑ
		iCE40LP8K	350	μΑ
I <sub>CCPLL</sub> <sup>6, 7</sup>	PLL Power Supply	All devices	0.5	μΑ
I <sub>PP_2V5</sub>	NVCM Power Supply	All devices	2.5	mA
I <sub>CCIO<sup>8</sup>, I<sub>CC_SPI</sub></sub>	Bank Power Supply⁵	All devices	3.5	mA

- 1. Assumes all inputs are held at  $V_{\mbox{\scriptsize CCIO}}$  or GND and all outputs are tri-stated.
- 2. Typical user pattern.
- 3. SPI programming is at 8 MHz.
- 4.  $T_{.1} = 25$  °C, power supplies at nominal voltage.
- 5. Per bank.  $V_{CCIO} = 2.5 \text{ V}$ . Does not include pull-up.
- 6. No PLL available on the iCE40-LP384 and iCE40-LP640 device.
- 7.  $V_{\mbox{\footnotesize CCPLL}}$  is tied to  $V_{\mbox{\footnotesize CC}}$  internally in packages without PLLs pins.
- 8. V<sub>PP\_FAST</sub>, used only for fast production programming, must be left floating or unconnected in applications, except CM36 and CM49 packages MUST have the V<sub>PP\_FAST</sub> ball connected to V<sub>CCIO\_0</sub> ball externally.



## Programming NVCM Supply Current – HX Devices<sup>1, 2, 3, 4</sup>

Symbol	Parameter	Device	Typ. V <sub>CC</sub> ⁵	Units
		iCE40HX1K	278	μΑ
I <sub>CC</sub>	Core Power Supply	iCE40HX4K	1174	μΑ
		iCE40HX8K	1174	μΑ
I <sub>CCPLL</sub> <sup>6</sup>	PLL Power Supply	All devices	0.5	μΑ
I <sub>PP_2V5</sub>	NVCM Power Supply	All devices	2.5	mA
Iccio <sup>7</sup> , Icc spi	Bank Power Supply⁵	All devices	3.5	mA

- 1. Assumes all inputs are held at V<sub>CCIO</sub> or GND and all outputs are tri-stated.
- 2. Typical user pattern.
- 3. SPI programming is at 8 MHz.
- 4.  $T_{J} = 25$  °C, power supplies at nominal voltage.
- 5. Per bank. V<sub>CCIO</sub> = 2.5 V. Does not include pull-up.
- 6.  $V_{CCPLL}$  is tied to  $V_{CC}$  internally in packages without PLLs pins.
- 7. V<sub>PP FAST</sub>, used only for fast production programming, must be left floating or unconnected in applications.

## Peak Startup Supply Current – LP Devices

Symbol	Parameter	Device	Max	Units
		iCE40LP384	7.7	mA
ICCPEAK		iCELP640	6.4	mA
	Core Power Supply	iCE40LP1K	6.4	mA
		iCE40LP4K	15.7	mA
		iCE40LP8K	15.7	mA
124		iCE40LP1K	1.5	mA
	PLL Power Supply	iCELP640	1.5	mA
CCPLLPEAK <sup>1, 2, 4</sup>	FLL Fower Supply	iCE40LP4K	8.0	mA
		iCE40LP8K	8.0	mA
		iCE40LP384	3.0	mA
		iCELP640	7.7	mA
I <sub>PP_2V5PEAK</sub>	NVCM Power Supply	iCE40LP1K	7.7	mA
		iCE40LP4K	4.2	mA
		iCE40LP8K	4.2	mA
		iCE40LP384	5.7	mA
I <sub>PP_FASTPEAK</sub> <sup>3</sup>	NVCM Programming Supply	iCELP640	8.1	mA
		iCE40LP1K	8.1	mA
		iCE40LP384	8.4	mA
		iCELP640	3.3	mA
ICCIOPEAK <sup>5</sup> , ICC_SPIPEAK	Bank Power Supply	iCE40LP1K	3.3	mA
		iCE40LP4K	8.2	mA
		iCE40LP8K	8.2	mA

- 1. No PLL available on the iCE40LP384 and iCE40LP640 device.
- 2.  $V_{CCPLL}$  is tied to  $V_{CC}$  internally in packages without PLLs pins.
- 3. V<sub>PP\_FAST</sub>, used only for fast production programming, must be left floating or unconnected in applications, except CM36 and CM49 packages MUST have the V<sub>PP\_FAST</sub> ball connected to V<sub>CCIO\_0</sub> ball externally.
- 4. While no PLL is available in the iCE40-LP640 the  $I_{CCPLLPEAK}$  is additive to  $I_{CCPEAK}$ .
- 5. iCE40LP384 requires  $V_{CC}$  to be greater than 0.7 V when  $V_{CCIO}$  and  $V_{CC\_SPI}$  are above GND.



#### LVDS25E Emulation

iCE40 devices can support LVDSE outputs via emulation on all banks. The output is emulated using complementary LVCMOS outputs in conjunction with resistors across the driver outputs on all devices. The scheme shown in Figure 3-1 is one possible solution for LVDS25E standard implementation. Resistor values in Figure 3-1 are industry standard values for 1% resistors.

Figure 3-1. LVDS25E Using External Resistors




Table 3-1. LVDS25E DC Conditions

Parameter	Description	Тур.	Units
Z <sub>OUT</sub>	Output impedance	20	Ohms
R <sub>S</sub>	Driver series resistor	150	Ohms
R <sub>P</sub>	Driver parallel resistor	140	Ohms
R <sub>T</sub>	Receiver termination	100	Ohms
V <sub>OH</sub>	Output high voltage	1.43	V
V <sub>OL</sub>	Output low voltage	1.07	V
V <sub>OD</sub>	Output differential voltage	0.30	V
V <sub>CM</sub>	Output common mode voltage	1.25	V
Z <sub>BACK</sub>	Back impedance	100.5	Ohms
I <sub>DC</sub>	DC output current	6.03	mA



#### **SubLVDS Emulation**

The iCE40 family supports the differential subLVDS standard. The output standard is emulated using complementary LVCMOS outputs in conjunction with resistors across the driver outputs on all banks of the devices. The subLVDS input standard is supported by the LVDS25 differential input buffer. The scheme shown in Figure 3-2 is one possible solution for subLVDSE output standard implementation. Use LVDS25E mode with suggested resistors for subLVDSE operation. Resistor values in Figure 3-2 are industry standard values for 1% resistors.

Figure 3-2. subLVDSE




Table 3-2. subLVDSE DC Conditions

Parameter	Description	Тур.	Units
Z <sub>OUT</sub>	Output impedance	20	Ohms
R <sub>S</sub>	Driver series resistor	270	Ohms
R <sub>P</sub>	Driver parallel resistor	120	Ohms
R <sub>T</sub>	Receiver termination	100	Ohms
V <sub>OH</sub>	Output high voltage	1.43	V
V <sub>OL</sub>	Output low voltage	1.07	V
$V_{OD}$	Output differential voltage	0.35	V
V <sub>CM</sub>	Output common mode voltage	0.9	V
Z <sub>BACK</sub>	Back impedance	100.5	Ohms
I <sub>DC</sub>	DC output current	2.8	mA



## iCE40 External Switching Characteristics – HX Devices 1,2

Parameter	Description	Device	Min.	Max.	Units
Clocks	,	l		l	
Primary Clocks					
f <sub>MAX_GBUF</sub>	Frequency for Global Buffer Clock network	All iCE40HX devices	_	275	MHz
t <sub>W_GBUF</sub>	Clock Pulse Width for Global Buffer	All iCE40HX devices	0.88	_	ns
		iCE40HX1K	_	727	ps
t <sub>SKEW_GBUF</sub>	Global Buffer Clock Skew Within a Device	iCE40HX4K	_	300	ps
		iCE40HX8K	_	300	ps
Pin-LUT-Pin Prop	pagation Delay		<b>'</b>	•	
t <sub>PD</sub>	Best case propagation delay through one LUT-4	All iCE40 HX devices	_	7.30	ns
General I/O Pin I	Parameters (Using Global Buffer Clock witho	ut PLL)		•	•
		iCE40HX1K	_	696	ps
t <sub>SKEW_IO</sub>	Data bus skew across a bank of IOs	iCE40HX4K	_	290	ps
		iCE40HX8K	_	290	ps
		iCE40HX1K	_	5.00	ns
t <sub>CO</sub>	Clock to Output - PIO Output Register	iCE40HX4K	_	5.41	ns
		iCE40HX8K	_	5.41	ns
		iCE40HX1K	-0.23	_	ns
t <sub>SU</sub>	Clock to Data Setup - PIO Input Register	iCE40HX4K	-0.43	_	ns
		iCE40HX8K	-0.43	_	ns
		iCE40HX1K	1.92	_	ns
t <sub>H</sub>	Clock to Data Hold - PIO Input Register	iCE40HX4K	2.38	_	ns
		iCE40HX8K	2.38	_	ns
General I/O Pin I	Parameters (Using Global Buffer Clock with F	PLL) <sup>3</sup>	<b>'</b>	•	
		iCE40HX1K	_	2.96	ns
t <sub>COPLL</sub>	Clock to Output - PIO Output Register	iCE40HX4K	_	2.51	ns
		iCE40HX8K	_	2.51	ns
		iCE40HX1K	3.10	_	ns
t <sub>SUPLL</sub>	Clock to Data Setup - PIO Input Register	iCE40HX4K	4.16	_	ns
		iCE40HX8K	4.16	_	ns
		iCE40HX1K	-0.60	_	ns
t <sub>HPLL</sub>	Clock to Data Hold - PIO Input Register	iCE40HX4K	-0.53	_	ns
ı		iCE40HX8K	-0.53	<u> </u>	ns

<sup>1.</sup> Exact performance may vary with device and design implementation. Commercial timing numbers are shown at 85 °C and 1.14 V. Other operating conditions, including industrial, can be extracted from the iCECube2 software.

<sup>2.</sup> General I/O timing numbers based on LVCMOS 2.5, 0pf load.

<sup>3.</sup> Supported on devices with a PLL.



### sysCLOCK PLL Timing

Parameter	Descriptions	Conditions	Min.	Max.	Units
f <sub>IN</sub>	Input Clock Frequency (REFERENCECLK, EXTFEEDBACK)		10	133	MHz
f <sub>OUT</sub>	Output Clock Frequency (PLLOUT)		16	275	MHz
$f_{VCO}$	PLL VCO Frequency		533	1066	MHz
f <sub>PFD</sub>	Phase Detector Input Frequency		10	133	MHz
AC Characterist	tics		•		
	Output Clock Duty Cycle	f <sub>OUT</sub> < 175 MHz	40	50	%
t <sub>DT</sub>	Output Clock Duty Cycle	175 MHz < f <sub>OUT</sub> < 275 MHz	35	65	"%
t <sub>PH</sub>	Output Phase Accuracy		_	+/-12	deg
	Output Clock Period Jitter	f <sub>OUT</sub> <= 100 MHz	_	450	ps p-p
	Output Clock Period Sitter	f <sub>OUT</sub> > 100 MHz	_	0.05	UIPP
<b>1</b> , 5	Output Clock Cycle-to-cycle Jitter	f <sub>OUT</sub> <= 100 MHz	_	750	ps p-p
t <sub>OPJIT</sub> 1,5	Output Clock Cycle-to-cycle Sitter	f <sub>OUT</sub> > 100 MHz	_	0.10	UIPP
	Output Clock Phase litter	f <sub>PFD</sub> <= 25 MHz	_	275	ps p-p
	Output Clock Phase Jitter	f <sub>PFD</sub> > 25 MHz	_	0.05	UIPP
t <sub>W</sub>	Output Clock Pulse Width	At 90% or 10%	1.3	_	ns
t <sub>LOCK</sub> <sup>2, 3</sup>	PLL Lock-in Time		_	50	us
t <sub>UNLOCK</sub>	PLL Unlock Time		_	50	ns
<b>+</b> 4	Input Clock Period Jitter	f <sub>PFD</sub> ≥ 20 MHz	_	1000	ps p-p
t <sub>IPJIT</sub> <sup>4</sup>	Input Clock Feriod Sitter	f <sub>PFD</sub> < 20 MHz	_	0.02	UIPP
t <sub>FDTAP</sub>	Fine Delay adjustment, per Tap		147	195	ps
t <sub>STABLE</sub> <sup>3</sup>	LATCHINPUTVALUE LOW to PLL Stable		_	500	ns
t <sub>STABLE_PW</sub> <sup>3</sup>	LATCHINPUTVALUE Pulse Width		_	100	ns
t <sub>RST</sub>	RESET Pulse Width		10	_	ns
t <sub>RSTREC</sub>	RESET Recovery Time		10	_	us
t <sub>DYNAMIC_WD</sub>	DYNAMICDELAY Pulse Width		100	_	VCO Cycles
+	Propagation delay with the PLL in bypass	iCE40LP	1.18	4.68	ns
t <sub>PDBYPASS</sub>	mode	iCE40HX	1.73	4.07	ns

<sup>1.</sup> Period jitter sample is taken over 10,000 samples of the primary PLL output with a clean reference clock. Cycle-to-cycle jitter is taken over 1000 cycles. Phase jitter is taken over 2000 cycles. All values per JESD65B.

<sup>2.</sup> Output clock is valid after  $t_{\mbox{\scriptsize LOCK}}$  for PLL reset and dynamic delay adjustment.

<sup>3.</sup> At minimum  $f_{\text{PFD}}$ . As the  $f_{\text{PFD}}$  increases the time will decrease to approximately 60% the value listed.

<sup>4.</sup> Maximum limit to prevent PLL unlock from occurring. Does not imply the PLL will operate within the output specifications listed in this table.

<sup>5.</sup> The jitter values will increase with loading of the PLD fabric and in the presence of SSO noise.



# sysCONFIG Port Timing Specifications<sup>1</sup>

Symbol	Parameter		Min.	Тур.	Max.	Units
All Configuration	on Modes				l .	·I
<sup>t</sup> CRESET_B	Minimum CRESET_B Low pulse width required to restart configuration, from falling edge to rising edge		200	_	_	ns
t <sub>DONE_IO</sub>	Number of configuration clock cycles after CDONE goes High before the PIO pins are activated		49	_	_	Clock Cycles
Slave SPI	•				•	•
	Minimum time from a rising edge	iCE40LP384	600	-	_	us
t <sub>CR_SCK</sub>	on CRESET_B until the first SPI write operation, first SPI_SCK. During this time, the iCE40	iCE40LP640, iCE40LP/HX1K	800	-	_	us
	device is clearing its internal con-	iCE40LP/HX4K	1200	-	_	us
	figuration memory	iCE40LP/HX8K	1200	-	_	us
		Write	1	-	25	MHz
	CCLK clock frequency	Read iCE40LP384 <sup>2</sup>	-	15	-	MHz
f <sub>MAX</sub> <sup>1</sup>		Read iCE40LP640, iCE40LP/HX1K <sup>2</sup>	-	15	-	MHz
'MAX		Read iCE40LP/ HX4K <sup>2</sup>	-	15	-	MHz
		Read iCE40LP/ HX8K <sup>2</sup>	-	15	-	MHz
t <sub>CCLKH</sub>	CCLK clock pulse width high		20	_	_	ns
t <sub>CCLKL</sub>	CCLK clock pulse width low		20	_	_	ns
t <sub>STSU</sub>	CCLK setup time		12		_	ns
t <sub>STH</sub>	CCLK hold time		12		_	ns
t <sub>STCO</sub>	CCLK falling edge to valid output		13		_	ns
Master SPI	•					
		Off	_	0	_	MHz
f <sub>MCLK</sub>	MCLK clock frequency	Low Frequency (Default)	_	7.5	_	MHz
		Medium Frequency <sup>3</sup>	_	24		MHz
		High Frequency <sup>3</sup>	_	40	_	MHz



## **Switching Test Conditions**

Figure 3-3 shows the output test load used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are shown in Table 3-3.

Figure 3-3. Output Test Load, LVCMOS Standards




Table 3-3. Test Fixture Required Components, Non-Terminated Interfaces

Test Condition	R <sub>1</sub>	CL	Timing Reference	V <sub>T</sub>
			LVCMOS 3.3 = 1.5 V	_
LVCMOS settings (L -> H, H -> L)	$\infty$	0 pF	LVCMOS 2.5 = V <sub>CCIO</sub> /2	_
			LVCMOS 1.8 = V <sub>CCIO</sub> /2	_
LVCMOS 3.3 (Z -> H)			1.5	V <sub>OL</sub>
LVCMOS 3.3 (Z -> L)	188	0 pF	1.5	V <sub>OH</sub>
Other LVCMOS (Z -> H)			V <sub>CCIO</sub> /2	V <sub>OL</sub>
Other LVCMOS (Z -> L)			V <sub>CCIO</sub> /2	V <sub>OH</sub>
LVCMOS (H -> Z)			V <sub>OH</sub> - 0.15	V <sub>OL</sub>
LVCMOS (L -> Z)			V <sub>OL</sub> - 0.15	V <sub>OH</sub>

Note: Output test conditions for all other interfaces are determined by the respective standards.



# iCE40 LP/HX Family Data Sheet Pinout Information

March 2017 Data Sheet DS1040

## **Signal Descriptions**

Signal Name	I/O	Descriptions
General Purpose	·	
IO[Bank]_[Row/Column Number][A/B]	I/O	[Bank] indicates the bank of the device on which the pad is located. [Number] indicates IO number on the device.
IO[Bank]_[Row/Column Number][A/B]	I/O	[Bank] indicates the bank of the device on which the pad is located. [Number] indicates IO number on the device. [A/B] indicates the differential I/O. 'A' = negative input. 'B' = positive input.
HCIO[Bank]_[Number]	I/O	High Current IO. [Bank] indicates the bank of the device on which the pad is located. [Number] indicates IO number.
NC	_	No connect
GND	_	GND – Ground. Dedicated pins. It is recommended that all GNDs are tied together.
VCC	_	VCC – The power supply pins for core logic. Dedicated pins. It is recommended that all VCCs are tied to the same supply.
VCCIO_x	_	VCCIO – The power supply pins for I/O Bank x. Dedicated pins. All VCCIOs located in the same bank are tied to the same supply.
PLL and Global Functions	(Used as ι	ser-programmable I/O pins when not used for PLL or clock pins)
VCCPLLx	_	PLL VCC – Power. Dedicated pins. The PLL requires a separate power and ground that is quiet and stable to reduce the output clock jitter of the PLL.
GNDPLLx	_	PLL GND – Ground. Dedicated pins. The sysCLOCK PLL has the DC ground connection made on the FPGA, so the external PLL ground connection (GNDPLL) must NOT be connected to the board's ground.
GBINx	_	Global pads. Two per side.
Programming and Configu	ration	
CBSEL[0:1]	I/O	Dual function pins. I/Os when not used as CBSEL. Optional ColdBoot configuration SELect input, if ColdBoot mode is enabled.
CRESET_B	I	Configuration Reset, active Low. Dedicated input. No internal pull-up resistor. Either actively drive externally or connect a 10 KOhm pull-up resistor to VCCIO_2.
CDONE	I/O	Configuration Done. Includes a permanent weak pull-up resistor to VCCIO_2. If driving external devices with CDONE output, an external pull-up resistor to VCCIO_2 may be required. Refer to the TN1248, iCE40 Programming and Configuration for more details. Following device configuration the iCE40LP640 and iCE40LP1K in the SWG16 package CDONE pin can be used as a user output.
VCC_SPI	_	SPI interface voltage supply input. Must have a valid voltage even if configuring from NVCM.
SPI_SCK	I/O	Input Configuration Clock for configuring an FPGA in Slave SPI mode. Output Configuration Clock for configuring an FPGA configuration modes.
SPI_SS_B	I/O	SPI Slave Select. Active Low. Includes an internal weak pull-up resistor to VCC_SPI during configuration. During configuration, the logic level sampled on this pin determines the configuration mode used by the iCE40 device. An input when sampled at the start of configuration. An input when in SPI Peripheral configuration mode (SPI_SS_B = Low). An output when in Master SPI Flash configuration mode.
SPI_SI	I/O	Slave SPI serial data input and master SPI serial data output
SPI_SO	I/O	Slave SPI serial data output and master SPI serial data input



# **Signal Descriptions (Continued)**

Signal Name	I/O	Descriptions
VPP_FAST	_	Optional fast NVCM programming supply. $V_{PP\_FAST}$ , used only for fast production programming, must be left floating or unconnected in applications, except CM36 and CM49 packages MUST have the $V_{PP\_FAST}$ ball connected to $V_{CCIO\_0}$ ball externally.
VPP_2V5	_	VPP_2V5 NVCM programming and operating supply



## **Pin Information Summary**

	i(	CE40LP38	34	iCE40LP640	iCE40LP1K							
	SG32	CM36 <sup>2</sup>	CM49 <sup>2</sup>	SWG16	SWG16	CM36 <sup>1, 2</sup>	CM49 <sup>1, 2</sup>	CM81	CB81	QN84	CM121	CB121
General Purpose I/O per Ban	k	I	I		1				I	ı	I	
Bank 0	6	4	10	3	3	4	10	17	17	17	24	24
Bank 1	5	7	7	0	0	7	7	15	16	17	25	21
Bank 2	0	4	4	1	1	4	4	11	8	11	18	19
Bank 3	6	6	12	2	2	6	10	16	17	18	24	24
Configuration	4	4	4	4	4	4	4	4	4	4	4	4
Total General Purpose Single Ended I/O	21	25	37	10	10	25	35	63	62	67	95	92
High Current Outputs per Ba	nk	1	1		ı		l .		1		I	
Bank 0	0	0	0	3	3	0	0	0	0	0	0	0
Bank 1	0	0	0	0	0	0	0	0	0	0	0	0
Bank 2	0	0	0	0	0	0	0	0	0	0	0	0
Bank 3	0	0	0	0	0	0	0	0	0	0	0	0
Total Current Outputs	0	0	0	3	3	0	0	0	0	0	0	0
Differential Inputs per Bank		•	•		•					•	•	
Bank 0	0	0	0	0	0	0	0	0	0	0	0	0
Bank 1	0	0	0	0	0	0	0	0	0	0	0	0
Bank 2	0	0	0	0	0	0	0	0	0	0	0	0
Bank 3	3	3	6	1	1	3	5	8	9	7	12	12
Total Differential Inputs	3	3	6	1	1	3	5	8	9	7	12	12
Dedicated Inputs per Bank		ı	ı				l .		ı		ı	
Bank 0	0	0	0	0	0	0	0	0	0	0	0	0
Bank 1	0	0	0	0	0	0	0	0	0	0	0	0
Bank 2	2	2	2	1	1	2	2	2	2	2	2	2
Bank 3	0	0	0	0	0	0	0	0	0	0	0	0
Configuration	0	0	0	0	0	0	0	0	0	0	0	0
Total Dedicated Inputs	2	2	2	1	1	2	2	2	2	2	2	2
Vccio Pins		ı	ı				l .		ı		ı	
Bank 0	1	1	1	1	1	1	1	1	1	1	2	1
Bank 1	1	1	1	0	0	0	0	1	1	1	2	1
Bank 2	1	1	1	1	1	1	1	1	1	1	2	1
Bank 3	1	0	0	0	0	0	0	1	1	1	2	2
VCC	1	1	2	1	1	1	2	3	3	4	4	4
VCC_SPI	1	1	1	0	0	1	1	1	1	1	1	1
VPP_2V5	1	1	1	0	0	1	1	1	1	1	1	1
VPP_FAST <sup>3</sup>	0	0	0	0	0	1	1	1	0	1	1	1
VCCPLL	0	0	0	0	0	0	1	1	0	0	1	1
GND	2	3	3	2	2	3	4	5	8	4	8	11
NC	0	0	0	0	0	0	0	0	0	0	0	3
Total Count of Bonded Pins	32	36	49	16	16	36	49	81	81	84	121	121

V<sub>CCIO0</sub> and V<sub>CCIO1</sub> are connected together.
 V<sub>CCIO2</sub> and V<sub>CCIO3</sub> are connected together.
 V<sub>PP\_FAST</sub>, used only for fast production programming, must be left floating or unconnected in applications, except CM36 and CM49 packages MUST have the V<sub>PP\_FAST</sub> ball connected to V<sub>CCIO\_0</sub> ball externally.



## Ultra Low Power Industrial Grade Devices, Halogen Free (RoHS) Packaging

Part Number	LUTs	Supply Voltage	Package	Leads	Temp.
ICE40LP384-CM36	384	1.2 V	Halogen-Free ucBGA	36	IND
ICE40LP384-CM36TR	384	1.2 V	Halogen-Free ucBGA	36	IND
ICE40LP384-CM36TR1K	384	1.2 V	Halogen-Free ucBGA	36	IND
ICE40LP384-CM49	384	1.2 V	Halogen-Free ucBGA	49	IND
ICE40LP384-CM49TR	384	1.2 V	Halogen-Free ucBGA	49	IND
ICE40LP384-CM49TR1K	384	1.2 V	Halogen-Free ucBGA	49	IND
ICE40LP384-SG32	384	1.2 V	Halogen-Free QFN	32	IND
ICE40LP384-SG32TR	384	1.2 V	Halogen-Free QFN	32	IND
ICE40LP384-SG32TR1K	384	1.2 V	Halogen-Free QFN	32	IND
ICE40LP640-SWG16TR	640	1.2 V	Halogen-Free WLCSP	16	IND
ICE40LP640-SWG16TR50	640	1.2 V	Halogen-Free WLCSP	16	IND
ICE40LP640-SWG16TR1K	640	1.2 V	Halogen-Free WLCSP	16	IND
ICE40LP1K-SWG16TR	1280	1.2 V	Halogen-Free WLCSP	16	IND
ICE40LP1K-SWG16TR50	1280	1.2 V	Halogen-Free WLCSP	16	IND
ICE40LP1K-SWG16TR1K	1280	1.2 V	Halogen-Free WLCSP	16	IND
ICE40LP1K-CM36	1280	1.2 V	Halogen-Free ucBGA	36	IND
ICE40LP1K-CM36TR	1280	1.2 V	Halogen-Free ucBGA	36	IND
ICE40LP1K-CM36TR1K	1280	1.2 V	Halogen-Free ucBGA	36	IND
ICE40LP1K-CM49	1280	1.2 V	Halogen-Free ucBGA	49	IND
ICE40LP1K-CM49TR	1280	1.2 V	Halogen-Free ucBGA	49	IND
ICE40LP1K-CM49TR1K	1280	1.2 V	Halogen-Free ucBGA	49	IND
ICE40LP1K-CM81	1280	1.2 V	Halogen-Free ucBGA	81	IND
ICE40LP1K-CM81TR	1280	1.2 V	Halogen-Free ucBGA	81	IND
ICE40LP1K-CM81TR1K	1280	1.2 V	Halogen-Free ucBGA	81	IND
ICE40LP1K-CB81	1280	1.2 V	Halogen-Free csBGA	81	IND
ICE40LP1K-CB81TR	1280	1.2 V	Halogen-Free csBGA	81	IND
ICE40LP1K-CB81TR1K	1280	1.2 V	Halogen-Free csBGA	81	IND
ICE40LP1K-CM121	1280	1.2 V	Halogen-Free ucBGA	121	IND
ICE40LP1K-CM121TR	1280	1.2 V	Halogen-Free ucBGA	121	IND
ICE40LP1K-CM121TR1K	1280	1.2 V	Halogen-Free ucBGA	121	IND
ICE40LP1K-CB121	1280	1.2 V	Halogen-Free csBGA	121	IND
ICE40LP1K-QN84	1280	1.2 V	Halogen-Free QFN	84	IND
ICE40LP4K-CM81	3520	1.2 V	Halogen-Free ucBGA	81	IND
ICE40LP4K-CM81TR	3520	1.2 V	Halogen-Free ucBGA	81	IND
ICE40LP4K-CM81TR1K	3520	1.2 V	Halogen-Free ucBGA	81	IND
ICE40LP4K-CM121	3520	1.2 V	Halogen-Free ucBGA	121	IND
ICE40LP4K-CM121TR	3520	1.2 V	Halogen-Free ucBGA	121	IND
ICE40LP4K-CM121TR1K	3520	1.2 V	Halogen-Free ucBGA	121	IND
ICE40LP4K-CM225	3520	1.2 V	Halogen-Free ucBGA	225	IND
ICE40LP8K-CM81	7680	1.2 V	Halogen-Free ucBGA	81	IND
ICE40LP8K-CM81TR	7680	1.2 V	Halogen-Free ucBGA	81	IND
ICE40LP8K-CM81TR1K	7680	1.2 V	Halogen-Free ucBGA	81	IND
ICE40LP8K-CM121	7680	1.2 V	Halogen-Free ucBGA	121	IND
ICE40LP8K-CM121TR	7680	1.2 V	Halogen-Free ucBGA	121	IND



Part Number	LUTs	Supply Voltage	Package	Leads	Temp.
ICE40LP8K-CM121TR1K	7680	1.2 V	Halogen-Free ucBGA	121	IND
ICE40LP8K-CM225	7680	1.2 V	Halogen-Free ucBGA	225	IND

### High-Performance Industrial Grade Devices, Halogen Free (RoHS) Packaging

Part Number	LUTs	Supply Voltage	Package	Leads	Temp.
ICE40HX1K-CB132	1280	1.2 V	Halogen-Free csBGA	132	IND
ICE40HX1K-VQ100	1280	1.2 V	Halogen-Free VQFP	100	IND
ICE40HX1K-TQ144	1280	1.2 V	Halogen-Free TQFP	144	IND
ICE40HX4K-BG121	3520	1.2 V	Halogen-Free caBGA	121	IND
ICE40HX4K-BG121TR	3520	1.2 V	Halogen-Free caBGA	121	IND
ICE40HX4K-CB132	3520	1.2 V	Halogen-Free csBGA	132	IND
ICE40HX4K-TQ144	3520	1.2 V	Halogen-Free TQFP	144	IND
ICE40HX8K-BG121	7680	1.2 V	Halogen-Free caBGA	121	IND
ICE40HX8K-BG121TR	7680	1.2 V	Halogen-Free caBGA	121	IND
ICE40HX8K-CB132	7680	1.2 V	Halogen-Free csBGA	132	IND
ICE40HX8K-CM225	7680	1.2 V	Halogen-Free ucBGA	225	IND
ICE40HX8K-CT256	7680	1.2 V	Halogen-Free caBGA	256	IND



# iCE40 LP/HX Family Data Sheet Revision History

March 2017 Data Sheet DS1040

Date	Version	Section	Change Summary	
March 2017 3.3	3.3	Introduction	Updated Features section. Added 121-ball caBGA package for ICE40 HX4K/8K to Table 1-1, iCE40 Family Selection Guide.	
		Architecture	Updated PLB Blocks section. Changed "subtracters" to "subtractors" in the Carry Logic description.	
			Updated Clock/Control Distribution Network section. Switched the "Clock Enable" and the "Reset" headings in Table 2-2, Global Buffer (GBUF) Connections to Programmable Logic Blocks.	
		Pinout Information	Updated Pin Information Summary section. Added BG121information under iCE40HX4K and iCE40HX8K.	
		Ordering Information	Updated iCE40 Part Number Description section. Added Shipping Method and BG121 package under High Performance (HX) Devices.	
			Updated Ordering Information section. Added part numbers for BG121 under High-Performance Industrial Grade Devices, Halogen Free (RoHS) Packaging.	
	Supplemental Information	Corrected reference to "Package Diagrams Data Sheet".		
October 2015 3.	3.2	Introduction	Updated Features section. Added footnote to 16 WLCSP Programmable I/O: Max Inputs (LVDS25) in Table 1-1, iCE40 Family Selection Guide.	
		DC and Switching Characteristics	Updated sysCLOCK PLL Timing section. Changed t <sub>DT</sub> conditions.	
			Updated Programming NVCM Supply Current – LP Devices section. Changed I <sub>PP_2V5</sub> and I <sub>CCIO</sub> , I <sub>CC_SPI</sub> units.	
March 2015	3.1	DC and Switching Characteristics	Updated sysIO Single-Ended DC Electrical Characteristics section. Changed LVCMOS 3.3 and LVCMOS 2. 5 V <sub>OH</sub> Min. (V) from 0.5 to 0.4.	
July 2014	3.0	DC and Switching Characteristics	Revised and/or added Typ. V <sub>CC</sub> data in the following sections.  — Static Supply Current – LP Devices  — Static Supply Current – HX Devices  — Programming NVCM Supply Current – LP Devices  — Programming NVCM Supply Current – HX Devices  In each section table, the footnote indicating Advanced device status was removed.	
		Pinout Information	Updated Pin Information Summary section. Added footnote 1 to CM49 under iCE40LP1K.	
April 2014	02.9	Ordering Information	Changed "i" to "I" in part number description and ordering part numbers.	
			Added part numbers to the Ultra Low Power Industrial Grade Devices, Halogen Free (RoHS) Packaging table.	