# Eartice Semiconductor Corporation - ICE40LP640-SWG16TR50 Datasheet



Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Discontinued at Digi-Key
Number of LABs/CLBs	80
Number of Logic Elements/Cells	640
Total RAM Bits	32768
Number of I/O	10
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	16-XFBGA, WLCSP
Supplier Device Package	16-WLCSP (1.4x1.48)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/ice40lp640-swg16tr50

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



84 QFN (7 mm x 7 mm, 0.5 mm)	QN84		67(7) <sup>1</sup>					
100 VQFP (14 mm x 14 mm, 0.5 mm)	VQ100					72(9) <sup>1</sup>		
121 ucBGA (5 mm x 5 mm, 0.4 mm)	CM121		95(12)	93(13)	93(13)			
121 csBGA (6 mm x 6 mm, 0.5 mm)	CB121		92(12)					
121 caBGA (9 mm x 9 mm, 0.8 mm)	BG121						93(13)	93(13)
132 csBGA (8 mm x 8 mm, 0.5 mm)	CB132					95(11)	95(12)	95(12)
144 TQFP (20 mm x 20 mm, 0.5 mm)	TQ144					96(12)	107(14)	
225 ucBGA (7 mm x 7 mm, 0.4 mm)	CM225			178(23)	178(23)			178(23)
256-ball caBGA (14 mm x 14 mm, 0.8 mm)	CT256							206(26)

- 1. No PLL available on the 16 WLCSP, 36 ucBGA, 81 csBGA, 84 QFN and 100 VQFP packages.
- 2. Only one PLL available on the 81 ucBGA package.
- 3. High Current I/Os only available on the 16 WLCSP package.

### Introduction

The iCE40 family of ultra-low power, non-volatile FPGAs has five devices with densities ranging from 384 to 7680 Look-Up Tables (LUTs). In addition to LUT-based, low-cost programmable logic, these devices feature Embedded Block RAM (EBR), Non-volatile Configuration Memory (NVCM) and Phase Locked Loops (PLLs). These features allow the devices to be used in low-cost, high-volume consumer and system applications. Select packages offer High-Current drivers that are ideal to drive three white LEDs, or one RGB LED.

The iCE40 devices are fabricated on a 40 nm CMOS low power process. The device architecture has several features such as programmable low-swing differential I/Os and the ability to turn off on-chip PLLs dynamically. These features help manage static and dynamic power consumption, resulting in low static power for all members of the family. The iCE40 devices are available in two versions – ultra low power (LP) and high performance (HX) devices.

The iCE40 FPGAs are available in a broad range of advanced halogen-free packages ranging from the space saving 1.40x1.48 mm WLCSP to the PCB-friendly 20x20 mm TQFP. Table 1-1 shows the LUT densities, package and I/O options, along with other key parameters.

The iCE40 devices offer enhanced I/O features such as pull-up resistors. Pull-up features are controllable on a "per-pin" basis.

The iCE40 devices also provide flexible, reliable and secure configuration from on-chip NVCM. These devices can also configure themselves from external SPI Flash or be configured by an external master such as a CPU.

Lattice provides a variety of design tools that allow complex designs to be efficiently implemented using the iCE40 family of devices. Popular logic synthesis tools provide synthesis library support for iCE40. Lattice design tools use the synthesis tool output along with the user-specified preferences and constraints to place and route the design in the iCE40 device. These tools extract the timing from the routing and back-annotate it into the design for timing verification.

Lattice provides many pre-engineered IP (Intellectual Property) modules, including a number of reference designs, licensed free of charge, optimized for the iCE40 FPGA family. By using these configurable soft core IP cores as standardized blocks, users are free to concentrate on the unique aspects of their design, increasing their productivity.



#### sys<sub>I</sub>O


#### **Buffer Banks**

iCE40 devices have up to four I/O banks with independent  $V_{CCIO}$  rails with an additional configuration bank  $V_{CC\ SPI}$  for the SPI I/Os.

#### Programmable I/O (PIO)

The programmable logic associated with an I/O is called a PIO. The individual PIO are connected to their respective sysIO buffers and pads. The PIOs are placed on all four sides of the device.

Figure 2-5. I/O Bank and Programmable I/O Cell



The PIO contains three blocks: an input register block, output register block iCEgate<sup>™</sup> and tri-state register block. To save power, the optional iCEgate<sup>™</sup> latch can selectively freeze the state of individual, non-registered inputs within an I/O bank. Note that the freeze signal is common to the bank. These blocks can operate in a variety of modes along with the necessary clock and selection logic.

#### Input Register Block

The input register blocks for the PIOs on all edges contain registers that can be used to condition high-speed interface signals before they are passed to the device core. In Generic DDR mode, two registers are used to sample the data on the positive and negative edges of the system clock signal, creating two data streams.

#### **Output Register Block**

The output register block can optionally register signals from the core of the device before they are passed to the sysIO buffers. In Generic DDR mode, two registers are used to capture the data on the positive and negative edge of the system clock and then muxed creating one data stream.

Figure 2-6 shows the input/output register block for the PIOs.



#### **Power On Reset**

iCE40 devices have power-on reset circuitry to monitor  $V_{CC}$ ,  $V_{CCIO\_2}$ ,  $V_{PP\_2V5}$ , and  $V_{CC\_SPI}$  voltage levels during power-up and operation. At power-up, the POR circuitry monitors  $V_{CC}$ ,  $V_{CCIO\_2}$ ,  $V_{PP\_2V5}$ , and  $V_{CC\_SPI}$  (controls configuration) voltage levels. It then triggers download from the on-chip NVCM or external Flash memory after reaching the power-up levels specified in the Power-On-Reset Voltage table in the DC and Switching Characteristics section of this data sheet. Before and during configuration, the I/Os are held in tri-state. I/Os are released to user functionality once the device has finished configuration.

### **Programming and Configuration**

This section describes the programming and configuration of the iCE40 family.

#### **Device Programming**

The NVCM memory can be programmed through the SPI port.

#### **Device Configuration**

There are various ways to configure the Configuration RAM (CRAM) including:

- 1. Internal NVCM Download
- 2. From a SPI Flash (Master SPI mode)
- 3. System microprocessor to drive a Serial Slave SPI port (SSPI mode)

The image to configure the CRAM can be selected by the user on power up (Cold Boot) or once powered up (Warm Boot).

For more details on programming and configuration, see TN1248, iCE40 Programming and Configuration Usage Guide.

### **Power Saving Options**

iCE40 devices are available in two options for maximum flexibility: LP and HX devices. The LP devices have ultra low static and dynamic power consumption. HX devices are designed to provide high performance. Both the LP and the HX devices operate at 1.2 V  $V_{\rm CC}$ .

iCE40 devices feature iCEGate and PLL low power mode to allow users to meet the static and dynamic power requirements of their applications. While these features are available in both device types, these features are mainly intended for use with iCE40 LP devices to manage power consumption.

Table 2-9. iCE40 Power Saving Features Description

Device Subsystem	Feature Description
PLL	When LATCHINPUTVALUE is enabled, forces the PLL into low-power mode; PLL output held static at last input clock value.
	To save power, the optional iCEgate latch can selectively freeze the state of individual, non-registered inputs within an I/O bank. Registered inputs are effectively frozen by their associated clock or clock-enable control.



### Power Supply Ramp Rates<sup>1, 2</sup>

Symbol	Parameter		Min.	Max.	Units
		All configuration modes. No power supply sequencing.	0.40	10	V/ms
		Configuring from Slave SPI. No power supply sequencing,	0.01	10	V/ms
t <sub>RAMP</sub>	Power supply ramp rates for all power supplies.	Configuring from NVCM. V <sub>CC</sub> and V <sub>PP_2V5</sub> to be powered 0.25 ms before V <sub>CC_SPI</sub> .	0.01	10	V/ms
		Configuring from MSPI. $V_{CC}$ and $V_{PP\_SPI}$ to be powered 0.25 ms before $V_{PP\_2V5}$ .	0.01	10	V/ms

<sup>1.</sup> Assumes monotonic ramp rates.

### Power-On-Reset Voltage Levels<sup>1</sup>

Symbol	Device	Parameter		Min.	Max.	Units
V <sub>PORUP</sub> iC	iCE40LP384	Power-On-Reset ramp-up trip point	VCC	0.67	0.99	V
		(band gap based circuit monitoring	VCC	V		
		(band gap based circuit monitorived, VCC, VCCIO_2, VCC_SPI and VPP_2V5)  40, HX1K, HX4K, HX4K, HX8K HX8K    Dand gap based circuit monitorived, VCC, VCCIO_2, VCC_SPI and VPP_2V5)	VCC_SPI	0.70	1.59	V
	· ·	·	VPP_2V5	0.70	1.59	V
	,	Power-On-Reset ramp-up trip point	VCC	0.55	0.75	V
iCE40LP/HX4K, VCC, VCCIO_2, VCC_SI	1, 3,	VCCIO_2	0.86	1.29	V	
		VCC_SPI	0.86	1.29	V	
		·	VPP_2V5	0.86	1.33	V
V <sub>PORDN</sub>	iCE40LP384			_	0.64	V
			VCCIO_2	_	0.86     1.29       0.86     1.33       —     0.64       —     1.59       —     1.59	V
		and VPP_2V5)	VCC_SPI	_	1.59	V
			VPP_2V5	_	1.59	V
	iCE40LP640,	Power-On-Reset ramp-down trip		_	0.75	V
	iCE40LP/HX1K, iCE40LP/HX4K,	point (band gap based circuit monitoring VCC, VCCIO_2, VCC_SPI	VCCIO_2	_	1.29	V
	iCE40LP/HX8K	and VPP_2V5)	VCC_SPI	_	1.29	V
			VPP_2V5	_	1.33	V

<sup>1.</sup> These POR trip points are only provided for guidance. Device operation is only characterized for power supply voltages specified under recommended operating conditions.

#### **ESD Performance**

Please refer to the iCE40 Product Family Qualification Summary for complete qualification data, including ESD performance.

<sup>2.</sup> iCE40LP384 requires  $V_{CC}$  to be greater than 0.7V when  $V_{CCIO}$  and  $V_{CC\_SPI}$  are above GND.



#### **DC Electrical Characteristics**

#### **Over Recommended Operating Conditions**

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
·-, ···	Input or I/O Leakage	$0V < V_{IN} < V_{CCIO} + 0.2 V$	_	_	+/-10	μΑ
C <sub>1</sub> <sup>6, 7</sup>	I/O Capacitance <sup>2</sup>	$V_{CCIO} = 3.3 \text{ V}, 2.5 \text{ V}, 1.8 \text{ V}$ $V_{CC} = \text{Typ.}, V_{IO} = 0 \text{ to } V_{CCIO} + 0.2 \text{ V}$	_	6	_	pf
C <sub>2</sub> <sup>6, 7</sup>	Global Input Buffer Capacitance <sup>2</sup>	$V_{CCIO} = 3.3 \text{ V}, 2.5 \text{ V}, 1.8 \text{ V}$ $V_{CC} = \text{Typ.}, V_{IO} = 0 \text{ to } V_{CCIO} + 0.2 \text{ V}$	_	6	_	pf
$V_{HYST}$	Input Hysteresis	V <sub>CCIO</sub> = 1.8 V, 2.5 V, 3.3 V	_	200	_	mV
I <sub>PU</sub> <sup>6, 7</sup>	Internal PIO Pull-up	$V_{CCIO} = 1.8 \text{ V}, 0 = < V_{IN} < = 0.65 V_{CCIO}$	-3	_	-31	μΑ
	Current	$V_{CCIO} = 2.5 \text{ V}, 0 = < V_{IN} < = 0.65 V_{CCIO}$	-8	_	-72	μΑ
		$V_{CCIO} = 3.3 \text{ V}, 0 = < V_{IN} < = 0.65 \text{ V}_{CCIO}$	-11		-128	μΑ

- 1. Input or I/O leakage current is measured with the pin configured as an input or as an I/O with the output driver tri-stated. It is not measured with the output driver active. Internal pull-up resistors are disabled.
- 2. T<sub>.1</sub> 25°C, f = 1.0 MHz.
- 3. Please refer to  $V_{IL}$  and  $V_{IH}$  in the sysIO Single-Ended DC Electrical Characteristics table of this document.
- 4. Only applies to IOs in the SPI bank following configuration.
- 5. Some products are clamped to a diode when  $V_{IN}$  is larger than  $V_{CCIO}$ .
- 6. High current IOs has three sysIO buffers connected together.
- 7. The iCE40LP640 and iCE40LP1K SWG16 package has CDONE and a sysIO buffer are connected together.

### Static Supply Current - LP Devices<sup>1, 2, 3, 4</sup>

Symbol	Parameter	Device	Typ. V <sub>CC</sub> <sup>4</sup>	Units
		iCE40LP384	21	μΑ
		iCE40LP640	100	μΑ
I <sub>CC</sub>	Core Power Supply	iCE40LP1K	100	μΑ
		iCE40LP4K	250	μΑ
		iCE40LP8K	250	μΑ
I <sub>CCPLL</sub> <sup>5, 6</sup>	PLL Power Supply	All devices	0.5	μΑ
I <sub>PP_2V5</sub>	NVCM Power Supply	All devices	1.0	μΑ
I <sub>CCIO,</sub> I <sub>CC_SPI</sub>	Bank Power Supply <sup>4</sup> V <sub>CCIO</sub> = 2.5 V	All devices	3.5	μΑ

Assumes blank pattern with the following characteristics: all outputs are tri-stated, all inputs are configured as LVCMOS and held at V<sub>CCIO</sub> or GND, on-chip PLL is off. For more detail with your specific design, use the Power Calculator tool. Power specified with master SPI configuration mode. Other modes may be up to 25% higher.

- 2. Frequency = 0 MHz.
- 3.  $T_{J} = 25$  °C, power supplies at nominal voltage.
- 4. Does not include pull-up.
- 5. No PLL available on the iCE40LP384 and iCE40LP640 device.
- 6.  $V_{CCPLL}$  is tied to  $V_{CC}$  internally in packages without PLLs pins.



### Static Supply Current – HX Devices<sup>1, 2, 3, 4</sup>

Symbol	Parameter	Device	Typ. V <sub>CC</sub> ⁴	Units
		iCE40HX1K	296	μΑ
I <sub>CC</sub>	Core Power Supply	iCE40HX4K	1140	μΑ
		iCE40HX8K	1140	μΑ
I <sub>CCPLL</sub> <sup>5</sup>	PLL Power Supply	All devices	0.5	μΑ
I <sub>PP_2V5</sub>	NVCM Power Supply	All devices	1.0	μΑ
Iccio, Icc_spi	Bank Power Supply <sup>4</sup> V <sub>CCIO</sub> = 2.5 V	All devices	3.5	μΑ

Assumes blank pattern with the following characteristics: all outputs are tri-stated, all inputs are configured as LVCMOS and held at V<sub>CCIO</sub> or GND, on-chip PLL is off. For more detail with your specific design, use the Power Calculator tool. Power specified with master SPI configuration mode. Other modes may be up to 25% higher.

- 2. Frequency = 0 MHz.
- 3.  $T_J = 25$  °C, power supplies at nominal voltage.
- 4. Does not include pull-up.
- 5.  $V_{CCPLL}$  is tied to  $V_{CC}$  internally in packages without PLLs pins.

### Programming NVCM Supply Current – LP Devices<sup>1, 2, 3, 4</sup>

Symbol	Parameter	Device	Typ. V <sub>CC</sub> ⁵	Units
		iCE40LP384	60	μΑ
		iCE40LP640	120	μΑ
Icc	Core Power Supply	iCE40LP1K	120	μΑ
		iCE40LP4K	350	μΑ
		iCE40LP8K	350	μΑ
I <sub>CCPLL</sub> <sup>6, 7</sup>	PLL Power Supply	All devices	0.5	μΑ
I <sub>PP_2V5</sub>	NVCM Power Supply	All devices	2.5	mA
I <sub>CCIO</sub> <sup>8</sup> , I <sub>CC_SPI</sub>	Bank Power Supply⁵	All devices	3.5	mA

- 1. Assumes all inputs are held at  $V_{\text{CCIO}}$  or GND and all outputs are tri-stated.
- 2. Typical user pattern.
- 3. SPI programming is at 8 MHz.
- 4.  $T_{.1} = 25$  °C, power supplies at nominal voltage.
- 5. Per bank.  $V_{CCIO} = 2.5 \text{ V}$ . Does not include pull-up.
- 6. No PLL available on the iCE40-LP384 and iCE40-LP640 device.
- 7.  $V_{CCPLL}$  is tied to  $V_{CC}$  internally in packages without PLLs pins.
- 8. V<sub>PP\_FAST</sub>, used only for fast production programming, must be left floating or unconnected in applications, except CM36 and CM49 packages MUST have the V<sub>PP\_FAST</sub> ball connected to V<sub>CCIO\_0</sub> ball externally.



### **SubLVDS Emulation**

The iCE40 family supports the differential subLVDS standard. The output standard is emulated using complementary LVCMOS outputs in conjunction with resistors across the driver outputs on all banks of the devices. The subLVDS input standard is supported by the LVDS25 differential input buffer. The scheme shown in Figure 3-2 is one possible solution for subLVDSE output standard implementation. Use LVDS25E mode with suggested resistors for subLVDSE operation. Resistor values in Figure 3-2 are industry standard values for 1% resistors.

Figure 3-2. subLVDSE




Table 3-2. subLVDSE DC Conditions

#### **Over Recommended Operating Conditions**

Parameter	Description	Тур.	Units
Z <sub>OUT</sub>	Output impedance	20	Ohms
R <sub>S</sub>	Driver series resistor	270	Ohms
R <sub>P</sub>	Driver parallel resistor	120	Ohms
R <sub>T</sub>	Receiver termination	100	Ohms
V <sub>OH</sub>	Output high voltage	1.43	V
V <sub>OL</sub>	Output low voltage	1.07	V
$V_{OD}$	Output differential voltage	0.35	V
V <sub>CM</sub>	Output common mode voltage	0.9	V
Z <sub>BACK</sub>	Back impedance	100.5	Ohms
I <sub>DC</sub>	DC output current	2.8	mA



### iCE40 External Switching Characteristics – LP Devices 1,2

### **Over Recommended Operating Conditions**

Parameter	Description	Device	Min.	Max.	Units
Clocks					
Global Clocks					
f <sub>MAX_GBUF</sub>	Frequency for Global Buffer Clock network	All iCE40LP devices	_	275	MHz
t <sub>W_GBUF</sub>	Clock Pulse Width for Global Buffer	All iCE40LP devices	0.92	_	ns
		iCE40LP384	_	370	ps
		iCE40LP640	_	230	ps
t <sub>SKEW_GBUF</sub>	Global Buffer Clock Skew Within a Device	iCE40LP1K	_	230	ps
		iCE40LP4K	_	340	ps
		iCE40LP8K	_	340	ps
Pin-LUT-Pin Propa	agation Delay	1	<u>'</u>		
t <sub>PD</sub>	Best case propagation delay through one LUT-4	All iCE40LP devices	_	9.36	ns
General I/O Pin Pa	arameters (Using Global Buffer Clock withou	ıt PLL) <sup>3</sup>		I.	l .
		iCE40LP384	_	300	ps
		iCE40LP640	_	200	ps
t <sub>SKEW_IO</sub>	Data bus skew across a bank of IOs	iCE40LP1K	_	200	ps
		iCE40LP4K	_	280	ps
		iCE40LP8K	_	280	ps
		iCE40LP384	_	6.33	ns
	Clock to Output - PIO Output Register	iCE40LP640	_	5.91	ns
$t_{CO}$		iCE40LP1K	_	5.91	ns
		iCE40LP4K	_	6.58	ns
		iCE40LP8K	_	6.58	ns
		iCE40LP384	-0.08	_	ns
		iCE40LP640	-0.33	_	ns
t <sub>SU</sub>	Clock to Data Setup - PIO Input Register	iCE40LP1K	-0.33	_	ns
		iCE40LP4K	-0.63	275 — 370 230 230 340 340  9.36  300 200 200 280 280 6.33 5.91 5.91 6.58 6.58 — —	ns
		iCE40LP8K	-0.63		ns
		iCE40LP384	—     200       —     280       —     6.33       —     5.91       —     6.58       —     6.58       —     -0.08       —     -0.33       —     -0.63       —     -0.63       —     2.81       —     3.48       —     3.48	ns	
		iCE40LP640	2.81	_	ns
t <sub>H</sub>	Clock to Data Hold - PIO Input Register	iCE40LP1K	2.81	_	ns
		iCE40LP4K	3.48	_	ns
		iCE40LP8K		_	ns
General I/O Pin Pa	arameters (Using Global Buffer Clock with P	LL) <sup>3</sup>		<u>l</u>	<u>l</u>
		iCE40LP1K		2.20	ns
t <sub>COPLL</sub>	Clock to Output - PIO Output Register	iCE40LP4K			ns
COPLL		iCE40LP8K			ns
		iCE40LP1K	5.23	_	ns
t <sub>SUPLL</sub>	Clock to Data Setup - PIO Input Register	iCE40LP4K	6.13	_	ns
OUI LL		iCE40LP8K	6.13	_	ns



### iCE40 External Switching Characteristics – LP Devices (Continued)<sup>1, 2</sup>

### **Over Recommended Operating Conditions**

Parameter	Description	Device	Min.	Max.	Units
		iCE40LP1K	-0.90	_	ns
t <sub>HPLL</sub>	Clock to Data Hold - PIO Input Register	iCE40LP4K	-0.80	_	ns
		iCE40LP8K	-0.80	_	ns

<sup>1.</sup> Exact performance may vary with device and design implementation. Commercial timing numbers are shown at 85 °C and 1.14 V. Other operating conditions can be extracted from the iCECube2 software.

<sup>2.</sup> General I/O timing numbers based on LVCMOS 2.5, 0pf load.

<sup>3.</sup> Supported on devices with a PLL.



# SPI Master or NVCM Configuration Time<sup>1, 2</sup>

Symbol	Parameter	Conditions	Тур.	Units
		iCE40LP384 - Low Frequency (Default)	25	ms
		iCE40LP384 - Medium Frequency	15	ms
		iCE40LP384 - High Frequency	11	ms
		iCE40LP640 - Low Frequency (Default)	53	ms
		iCE40LP640 - Medium Frequency	25	ms
		iCE40LP640 - High Frequency	13	ms
	DOD/ODEOET D	iCE40LP/HX1K - Low Frequency (Default)	53	ms
t <sub>CONFIG</sub>	POR/CRESET_B to Device I/O Active	iCE40LP/HX1K - Medium Frequency	25	ms
	201100 1/ 0 7 101110	iCE40LP/HX1K - High Frequency	13	ms
		iCE40LP/HX4K - Low Frequency (Default)	230	ms
		iCE40LP/HX4K - Medium Frequency	110	ms
		iCE40LP/HX4K - High Frequency	70	ms
		iCE40LP/HX8K - Low Frequency (Default)	230	ms
		iCE40LP/HX8K - Medium Frequency	110	ms
		iCE40LP/HX8K - High Frequency	70	ms

<sup>1.</sup> Assumes sysMEM Block is initialized to an all zero pattern if they are used.

<sup>2.</sup> The NVCM download time is measured with a fast ramp rate starting from the maximum voltage of POR trip point.



# sysCONFIG Port Timing Specifications<sup>1</sup>

Symbol	Parameter		Min.	Тур.	Max.	Units
All Configuration	on Modes				l .	
<sup>t</sup> CRESET_B	Minimum CRESET_B Low pulse width required to restart configuration, from falling edge to rising edge		200	_	_	ns
t <sub>DONE_IO</sub>	Number of configuration clock cycles after CDONE goes High before the PIO pins are activated		49	_	_	Clock Cycles
Slave SPI					l .	
	Minimum time from a rising edge	iCE40LP384	600	-	_	us
t <sub>CR_SCK</sub>	on CRESET_B until the first SPI write operation, first SPI_SCK. During this time, the iCE40	iCE40LP640, iCE40LP/HX1K	800	-	_	us
	device is clearing its internal con-	iCE40LP/HX4K	1200	-	_	us
	figuration memory	iCE40LP/HX8K	1200	-	_	us
		Write	1	-	25	MHz
		Read iCE40LP384 <sup>2</sup>	-	15	-	MHz
f <sub>MAX</sub> <sup>1</sup>	CCLK clock frequency	Read iCE40LP640, iCE40LP/HX1K <sup>2</sup>	-	15	-	MHz
MAX	COLIT GLOCK HEQUELOY	Read iCE40LP/ HX4K <sup>2</sup>	-	15	-	MHz
		Read iCE40LP/ HX8K <sup>2</sup>	-	15	-	MHz
<sup>t</sup> CCLKH	CCLK clock pulse width high		20	_	_	ns
t <sub>CCLKL</sub>	CCLK clock pulse width low		20	_	_	ns
t <sub>STSU</sub>	CCLK setup time		12		_	ns
t <sub>STH</sub>	CCLK hold time		12	_	_	ns
t <sub>STCO</sub>	CCLK falling edge to valid output		13	_	_	ns
Master SPI	•					•
		Off	_	0	_	MHz
f <sub>MCLK</sub>	MCLK clock frequency	Low Frequency (Default)	_	7.5	_	MHz
	·	Medium Frequency <sup>3</sup>	_	24	_	MHz
		High Frequency <sup>3</sup>	_	40	_	MHz



### sysCONFIG Port Timing Specifications<sup>1</sup> (Continued)

Symbol	Parameter		Min.	Тур.	Max.	Units
		iCE40LP384 - Low Frequency (Default)	600	_	_	us
		iCE40LP384 - Medium Frequency	600	_	_	us
		iCE40LP384 - High Frequency	600	_	_	us
		iCE40LP640, iCE40LP/HX1K - Low Frequency (Default)	800	_	_	us
		iCE40LP640, iCE40LP/HX1K - Medium Frequency	800 — — — IK - uency 800 — — —	us		
		iCE40LP640, iCE40LP/HX1K - High Frequency	800	_	_	us
	CRESET_B high to first MCLK	iCE40LP/HX1K -Low Frequency (Default)	800	_	_	us
t <sub>MCLK</sub>	edge	iCE40LP/HX1K - 800 — Medium Frequency	_	us		
		iCE40LP/HX1K - High Frequency	800	_	_	us
		iCE40LP/HX4K - Low Frequency (Default)	1200	_	_	us
		iCE40LP/HX4K - Medium Frequency	1200	_	_	us
		iCE40LP/HX4K - high frequency	1200	_	_	us
		iCE40LP/HX8K - Low Frequency (Default)	1200	_	_	us
		iCE40LP/HX8K - Medium Frequency	1200	_	_	us
		iCE40LP/HX8K - High Frequency	1200		_	us

Does not apply for NVCM.
 Supported only with 1.2 V V<sub>CC</sub> and at 25 °C.
 Extended range f<sub>MAX</sub> Write operations support up to 53 MHz only with 1.2 V V<sub>CC</sub> and at 25 °C.



### **Switching Test Conditions**

Figure 3-3 shows the output test load used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are shown in Table 3-3.

Figure 3-3. Output Test Load, LVCMOS Standards




Table 3-3. Test Fixture Required Components, Non-Terminated Interfaces

Test Condition	R <sub>1</sub>	CL	Timing Reference	V <sub>T</sub>
			LVCMOS 3.3 = 1.5 V	_
LVCMOS settings (L -> H, H -> L)	$\infty$	0 pF	LVCMOS 2.5 = V <sub>CCIO</sub> /2	_
			LVCMOS 1.8 = V <sub>CCIO</sub> /2	_
LVCMOS 3.3 (Z -> H)			1.5	V <sub>OL</sub>
LVCMOS 3.3 (Z -> L)			1.5	V <sub>OH</sub>
Other LVCMOS (Z -> H)	188	0 pF	V <sub>CCIO</sub> /2	V <sub>OL</sub>
Other LVCMOS (Z -> L)	100	Орі	V <sub>CCIO</sub> /2	V <sub>OH</sub>
LVCMOS (H -> Z)			V <sub>OH</sub> - 0.15	V <sub>OL</sub>
LVCMOS (L -> Z)			V <sub>OL</sub> - 0.15	V <sub>OH</sub>

Note: Output test conditions for all other interfaces are determined by the respective standards.



### **Pin Information Summary**

	i	CE40LP38	34	iCE40LP640				iCE4	0LP1K			
	SG32	CM36 <sup>2</sup>	CM49 <sup>2</sup>	SWG16	SWG16	CM36 <sup>1, 2</sup>	CM49 <sup>1, 2</sup>	CM81	CB81	QN84	CM121	CB121
General Purpose I/O per Ban	ık	I	I		· L	I		I	I			I
Bank 0	6	4	10	3	3	4	10	17	17	17	24	24
Bank 1	5	7	7	0	0	7	7	15	16	17	25	21
Bank 2	0	4	4	1	1	4	4	11	8	11	18	19
Bank 3	6	6	12	2	2	6	10	16	17	18	24	24
Configuration	4	4	4	4	4	4	4	4	4	4	4	4
Total General Purpose Single Ended I/O	21	25	37	10	10	25	35	63	62	67	95	92
High Current Outputs per Ba	ink	•	•					•				•
Bank 0	0	0	0	3	3	0	0	0	0	0	0	0
Bank 1	0	0	0	0	0	0	0	0	0	0	0	0
Bank 2	0	0	0	0	0	0	0	0	0	0	0	0
Bank 3	0	0	0	0	0	0	0	0	0	0	0	0
Total Current Outputs	0	0	0	3	3	0	0	0	0	0	0	0
Differential Inputs per Bank	•	•	•					•				•
Bank 0	0	0	0	0	0	0	0	0	0	0	0	0
Bank 1	0	0	0	0	0	0	0	0	0	0	0	0
Bank 2	0	0	0	0	0	0	0	0	0	0	0	0
Bank 3	3	3	6	1	1	3	5	8	9	7	12	12
Total Differential Inputs	3	3	6	1	1	3	5	8	9	7	12	12
Dedicated Inputs per Bank	•	•	•					•				•
Bank 0	0	0	0	0	0	0	0	0	0	0	0	0
Bank 1	0	0	0	0	0	0	0	0	0	0	0	0
Bank 2	2	2	2	1	1	2	2	2	2	2	2	2
Bank 3	0	0	0	0	0	0	0	0	0	0	0	0
Configuration	0	0	0	0	0	0	0	0	0	0	0	0
Total Dedicated Inputs	2	2	2	1	1	2	2	2	2	2	2	2
Vccio Pins	•		•		•							
Bank 0	1	1	1	1	1	1	1	1	1	1	2	1
Bank 1	1	1	1	0	0	0	0	1	1	1	2	1
Bank 2	1	1	1	1	1	1	1	1	1	1	2	1
Bank 3	1	0	0	0	0	0	0	1	1	1	2	2
VCC	1	1	2	1	1	1	2	3	3	4	4	4
VCC_SPI	1	1	1	0	0	1	1	1	1	1	1	1
VPP_2V5	1	1	1	0	0	1	1	1	1	1	1	1
VPP_FAST <sup>3</sup>	0	0	0	0	0	1	1	1	0	1	1	1
VCCPLL	0	0	0	0	0	0	1	1	0	0	1	1
GND	2	3	3	2	2	3	4	5	8	4	8	11
NC	0	0	0	0	0	0	0	0	0	0	0	3
Total Count of Bonded Pins	32	36	49	16	16	36	49	81	81	84	121	121

V<sub>CCIO0</sub> and V<sub>CCIO1</sub> are connected together.
 V<sub>CCIO2</sub> and V<sub>CCIO3</sub> are connected together.
 V<sub>PP\_FAST</sub>, used only for fast production programming, must be left floating or unconnected in applications, except CM36 and CM49 packages MUST have the V<sub>PP\_FAST</sub> ball connected to V<sub>CCIO\_0</sub> ball externally.



# **Pin Information Summary (Continued)**

		iCE40LP4K			iCE40LP8K		iCE40HX1K		
	CM81	CM121	CM225	CM81	CM121	CM225	VQ100	CB132	TQ144
General Purpose I/O per	r Bank	I		I			I	<u> </u>	I
Bank 0	17	23	46	17	23	46	19	24	23
Bank 1	15	21	42	15	21	42	19	25	25
Bank 2	9	19	40	9	19	40	12	20	20
Bank 3	18	26	46	18	26	46	18	22	24
Configuration	4	4	4	4	4	4	4	4	4
Total General Purpose Single Ended I/O	63	93	178	63	93	178	72	95	96
High Current Outputs po	er Bank				•	•			
Bank 0	0	0	0	0	0	0	0	0	0
Bank 1	0	0	0	0	0	0	0	0	0
Bank 2	0	0	0	0	0	0	0	0	0
Bank 3	0	0	0	0	0	0	0	0	0
Total Differential Inputs	0	0	0	0	0	0	0	0	0
Differential Inputs per B	ank			•	•		•		
Bank 0	0	0	0	0	0	0	0	0	0
Bank 1	0	0	0	0	0	0	0	0	0
Bank 2	0	0	0	0	0	0	0	0	0
Bank 3	9	13	23	9	13	23	9	11	12
Total Differential Inputs	9	13	23	9	13	23	9	11	12
Dedicated Inputs per Ba	nk	•				•	•		•
Bank 0	0	0	0	0	0	0	0	0	0
Bank 1	0	0	1	0	0	1	0	1	1
Bank 2	2	2	2	2	2	2	2	2	2
Bank 3	0	0	0	0	0	0	0	0	0
Configuration	0	0	0	0	0	0	0	0	0
Total Dedicated Inputs	2	2	3	2	2	3	2	3	3
Vccio Pins	•			•	•		•		
Bank 0	1	1	3	1	1	3	2	2	2
Bank 1	1	1	3	1	1	3	2	2	2
Bank 2	1	1	3	1	1	3	2	2	2
Bank 3	1	2	4	1	2	4	3	3	2
VCC	3	4	8	3	4	8	4	5	4
VCC_SPI	1	1	1	1	1	1	1	1	1
VPP_2V5	1	1	1	1	1	1	1	1	1
VPP_FAST <sup>1</sup>	1	1	1	1	1	1	1	1	1
VCCPLL	1	2	2	1	2	2	0	1	1
GND	5	12	18	5	12	18	10	14	10
NC	0	0	0	0	0	0	0	2	19
Total Count of Bonded Pins	81	121	225	81	121	225	100	132	144
1 V used on						acted in applic			

<sup>1.</sup> V<sub>PP\_FAST</sub>, used only for fast production programming, must be left floating or unconnected in applications.



# **Pin Information Summary (Continued)**

		iCE40HX4K		iCE40HX8K			
	BG121	CB132	TQ144	BG121	CB132	CM225	CT256
General Purpose I/O per Bank		•					
Bank 0	23	24	27	23	24	46	52
Bank 1	21	25	29	21	25	42	52
Bank 2	19	18	19	19	18	40	46
Bank 3	26	24	28	26	24	46	52
Configuration	4	4	4	4	4	4	4
Total General Purpose Single Ended I/O	93	95	107	93	95	178	206
High Current Outputs per Bank	•	•				•	
Bank 0	0	0	0	0	0	0	0
Bank 1	0	0	0	0	0	0	0
Bank 2	0	0	0	0	0	0	0
Bank 3	0	0	0	0	0	0	0
Total Differential Inputs	0	0	0	0	0	0	0
Differential Inputs per Bank							
Bank 0	0	0	0	0	0	0	0
Bank 1	0	0	0	0	0	0	0
Bank 2	0	0	0	0	0	0	0
Bank 3	13	12	14	13	12	23	26
Total Differential Inputs	13	12	14	13	12	23	26
Dedicated Inputs per Bank							
Bank 0	0	0	0	0	0	0	0
Bank 1	0	1	1	0	1	1	1
Bank 2	2	2	2	2	2	2	2
Bank 3	0	0	0	0	0	0	0
Configuration	0	0	0	0	0	0	0
Total Dedicated Inputs	2	3	3	2	3	3	3
Vccio Pins							
Bank 0	1	2	2	1	2	3	4
Bank 1	1	2	2	1	2	3	4
Bank 2	1	2	2	1	2	3	4
Bank 3	2	3	2	2	3	4	4
VCC	4	5	4	4	5	8	6
VCC_SPI	1	1	1	1	1	1	1
VPP_2V5	1	1	1	1	1	1	1
VPP_FAST <sup>1</sup>	1	1	1	1	1	1	1
VCCPLL	2	2	2	2	2	2	2
GND	12	15	11	12	15	18	20
NC	0	0	6	0	0	0	0
Total Count of Bonded Pins	121	132	144	121	132	225	256

<sup>1.</sup> V<sub>PP\_FAST</sub>, used only for fast production programming, must be left floating or unconnected in applications.



### Ultra Low Power Industrial Grade Devices, Halogen Free (RoHS) Packaging

Part Number	LUTs	Supply Voltage	Package	Leads	Temp.
ICE40LP384-CM36	384	1.2 V	Halogen-Free ucBGA	36	IND
ICE40LP384-CM36TR	384	1.2 V	Halogen-Free ucBGA	36	IND
ICE40LP384-CM36TR1K	384	1.2 V	Halogen-Free ucBGA	36	IND
ICE40LP384-CM49	384	1.2 V	Halogen-Free ucBGA	49	IND
ICE40LP384-CM49TR	384	1.2 V	Halogen-Free ucBGA	49	IND
ICE40LP384-CM49TR1K	384	1.2 V	Halogen-Free ucBGA	49	IND
ICE40LP384-SG32	384	1.2 V	Halogen-Free QFN	32	IND
ICE40LP384-SG32TR	384	1.2 V	Halogen-Free QFN	32	IND
ICE40LP384-SG32TR1K	384	1.2 V	Halogen-Free QFN	32	IND
ICE40LP640-SWG16TR	640	1.2 V	Halogen-Free WLCSP	16	IND
ICE40LP640-SWG16TR50	640	1.2 V	Halogen-Free WLCSP	16	IND
ICE40LP640-SWG16TR1K	640	1.2 V	Halogen-Free WLCSP	16	IND
ICE40LP1K-SWG16TR	1280	1.2 V	Halogen-Free WLCSP	16	IND
ICE40LP1K-SWG16TR50	1280	1.2 V	Halogen-Free WLCSP	16	IND
ICE40LP1K-SWG16TR1K	1280	1.2 V	Halogen-Free WLCSP	16	IND
ICE40LP1K-CM36	1280	1.2 V	Halogen-Free ucBGA	36	IND
ICE40LP1K-CM36TR	1280	1.2 V	Halogen-Free ucBGA	36	IND
ICE40LP1K-CM36TR1K	1280	1.2 V	Halogen-Free ucBGA	36	IND
ICE40LP1K-CM49	1280	1.2 V	Halogen-Free ucBGA	49	IND
ICE40LP1K-CM49TR	1280	1.2 V	Halogen-Free ucBGA	49	IND
ICE40LP1K-CM49TR1K	1280	1.2 V	Halogen-Free ucBGA	49	IND
ICE40LP1K-CM81	1280	1.2 V	Halogen-Free ucBGA	81	IND
ICE40LP1K-CM81TR	1280	1.2 V	Halogen-Free ucBGA	81	IND
ICE40LP1K-CM81TR1K	1280	1.2 V	Halogen-Free ucBGA	81	IND
ICE40LP1K-CB81	1280	1.2 V	Halogen-Free csBGA	81	IND
ICE40LP1K-CB81TR	1280	1.2 V	Halogen-Free csBGA	81	IND
ICE40LP1K-CB81TR1K	1280	1.2 V	Halogen-Free csBGA	81	IND
ICE40LP1K-CM121	1280	1.2 V	Halogen-Free ucBGA	121	IND
ICE40LP1K-CM121TR	1280	1.2 V	Halogen-Free ucBGA	121	IND
ICE40LP1K-CM121TR1K	1280	1.2 V	Halogen-Free ucBGA	121	IND
ICE40LP1K-CB121	1280	1.2 V	Halogen-Free csBGA	121	IND
ICE40LP1K-QN84	1280	1.2 V	Halogen-Free QFN	84	IND
ICE40LP4K-CM81	3520	1.2 V	Halogen-Free ucBGA	81	IND
ICE40LP4K-CM81TR	3520	1.2 V	Halogen-Free ucBGA	81	IND
ICE40LP4K-CM81TR1K	3520	1.2 V	Halogen-Free ucBGA	81	IND
ICE40LP4K-CM121	3520	1.2 V	Halogen-Free ucBGA	121	IND
ICE40LP4K-CM121TR	3520	1.2 V	Halogen-Free ucBGA	121	IND
ICE40LP4K-CM121TR1K	3520	1.2 V	Halogen-Free ucBGA	121	IND
ICE40LP4K-CM225	3520	1.2 V	Halogen-Free ucBGA	225	IND
ICE40LP8K-CM81	7680	1.2 V	Halogen-Free ucBGA	81	IND
ICE40LP8K-CM81TR	7680	1.2 V	Halogen-Free ucBGA	81	IND
ICE40LP8K-CM81TR1K	7680	1.2 V	Halogen-Free ucBGA	81	IND
ICE40LP8K-CM121	7680	1.2 V	Halogen-Free ucBGA	121	IND
ICE40LP8K-CM121TR	7680	1.2 V	Halogen-Free ucBGA	121	IND



# iCE40 LP/HX Family Data Sheet Revision History

March 2017 Data Sheet DS1040

Date	Version	Section	Change Summary
March 2017	3.3	Introduction	Updated Features section. Added 121-ball caBGA package for ICE40 HX4K/8K to Table 1-1, iCE40 Family Selection Guide.
		Architecture	Updated PLB Blocks section. Changed "subtracters" to "subtractors" in the Carry Logic description.
			Updated Clock/Control Distribution Network section. Switched the "Clock Enable" and the "Reset" headings in Table 2-2, Global Buffer (GBUF) Connections to Programmable Logic Blocks.
		Pinout Information	Updated Pin Information Summary section. Added BG121information under iCE40HX4K and iCE40HX8K.
		Ordering Information	Updated iCE40 Part Number Description section. Added Shipping Method and BG121 package under High Performance (HX) Devices.
			Updated Ordering Information section. Added part numbers for BG121 under High-Performance Industrial Grade Devices, Halogen Free (RoHS) Packaging.
		Supplemental Information	Corrected reference to "Package Diagrams Data Sheet".
October 2015	3.2	Introduction	Updated Features section. Added footnote to 16 WLCSP Programmable I/O: Max Inputs (LVDS25) in Table 1-1, iCE40 Family Selection Guide.
		DC and Switching	Updated sysCLOCK PLL Timing section. Changed t <sub>DT</sub> conditions.
		Characteristics	Updated Programming NVCM Supply Current – LP Devices section. Changed I <sub>PP_2V5</sub> and I <sub>CC_SPI</sub> units.
March 2015	3.1	DC and Switching Characteristics	Updated sysIO Single-Ended DC Electrical Characteristics section. Changed LVCMOS 3.3 and LVCMOS 2. 5 V <sub>OH</sub> Min. (V) from 0.5 to 0.4.
July 2014	3.0	DC and Switching Characteristics	Revised and/or added Typ. V <sub>CC</sub> data in the following sections.  — Static Supply Current – LP Devices  — Static Supply Current – HX Devices  — Programming NVCM Supply Current – LP Devices  — Programming NVCM Supply Current – HX Devices In each section table, the footnote indicating Advanced device status was removed.
		Pinout Information	Updated Pin Information Summary section. Added footnote 1 to CM49 under iCE40LP1K.
April 2014	02.9	Ordering Information	Changed "i" to "I" in part number description and ordering part numbers.
			Added part numbers to the Ultra Low Power Industrial Grade Devices, Halogen Free (RoHS) Packaging table.



Date	Version	Section	Change Summary
February 2014	02.8	Introduction	Updated Features section.  — Corrected standby power units.  — Included High Current LED Drivers
			Updated Table 1-1, iCE40 Family Selection Guide. — Removed LP384 Programmable I/O for 81 ucBGA package.
		Architecture	Updated Supported Standards section. Added information on High Current LED drivers.
		DC and Switching	Corrected typos.
		Characteristics	Added footnote to the Peak Startup Supply Current – LP Devices table.
		Ordering Information	Updated part number description in the Ultra Low Power (LP) Devices section.
			Added part numbers to the Ultra Low Power Industrial Grade Devices, Halogen Free (RoHS) Packaging table.
October 2013	02.7	Introduction	Updated Features list and iCE40 Family Selection Guide table.
		Architecture	Revised iCE40-1K device to iCE40LP/HX1K device.
		DC and Switching Characteristics	Added iCE40LP640 device information.
		Pinout Information	Added iCE40LP640 and iCE40LP1K information.
		Ordering Information	Added iCE40LP640 and iCE40LP1K information.
September 2013	02.6	DC and Switching	Updated Absolute Maximum Ratings section.
		Characteristics	Updated sysCLOCK PLL Timing – Preliminary table.
		Pinout Information	Updated Pin Information Summary table.
August 2013	02.5	Introduction	Updated the iCE40 Family Selection Guide table.
		DC and Switching Characteristics	Updated the following tables:  — Absolute Maximum Ratings  — Power-On-Reset Voltage Levels  — Static Supply Current – LP Devices  — Static Supply Current – HX Devices  — Programming NVCM Supply Current – LP Devices  — Programming NVCM Supply Current – HX Devices  — Peak Startup Supply Current – LP Devices  — syslO Recommended Operating Conditions  — Typical Building Block Function Performance – HX Devices  — iCE40 External Switching Characteristics – HX Devices  — sysCLOCK PLL Timing – Preliminary  — SPI Master or NVCM Configuration Time
		Pinout Information	Updated the Pin Information Summary table.
July 2013	02.4	Introduction	Updated the iCE40 Family Selection Guide table.
		DC and Switching	Updated the sysCONFIG Port Timing Specifications table.
		Characteristics	Updated footnote in DC Electrical Characteristics table.
			GDDR tables removed. Support to be provided in a technical note.
		Pinout Information	Updated the Pin Information Summary table.
		Ordering Information	Updated the top-side markings figure.
			Updated the Ultra Low Power Industrial Grade Devices, Halogen Free (RoHS) Packaging table.
May 2013	02.3	DC and Switching Characteristics	Added new data from Characterization.





Date	Version	Section	Change Summary
April 2013	02.2	Introduction	Added the LP8K 81 ucBGA.
		Architecture	Corrected typos.
		DC and Switching Characteristics	Corrected typos. Added 7:1 LVDS waveforms.
		Pinout Information	Corrected typos in signal descriptions. Added the LP8K 81 ucBGA.
		Ordering Information	Added the LP8K 81 ucBGA.
March 2013	02.1	DC and Switching	Recommended operating conditions added requirement for Master SPI.
	Char	Characteristics	Updated Recommended Operating Conditions for V <sub>PP_2V5</sub> .
			Updated Power-On-Reset Voltage Levels and sequence requirements.
			Updated Static Supply Current conditions.
			Changed unit for t <sub>SKEW_IO</sub> from ns to ps.
			Updated range of CCLK f <sub>MAX</sub> .
		Ordering Information	Updated ordering information to include tape and reel part numbers.
September 2012	02.0	_	Merged SiliconBlue iCE40 LP and HX data sheets and updated to Lattice format.
	01.31	_	Updated Table 1.
	01.3		Production release.
			Updated notes on Table 3: Recommended Operating Conditions.
			Updated values in Table 4, Table 5, Table 12, Table 13 and Table 17.
	01.21		Updated Figure 3 and Figure 4 to specify iCE40.
Aug 2012	01.2	_	Updated company name.
July 2011	01.1		Moved package specifications to iCE40 pinout Excel files.
			Updated Table 1 maximum I/Os.
	01.01	_	Added 640, 1K and 4K to Table 13 configuration times. Updated Table 1 maximum I/Os.
	01.0	_	Initial release.