

Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

## **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	960
Number of Logic Elements/Cells	7680
Total RAM Bits	131072
Number of I/O	93
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	121-VFBGA
Supplier Device Package	121-UCBGA (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/ice40lp8k-cm121

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# iCE40 LP/HX Family Data Sheet Introduction

March 2017 Data Sheet DS1040

### **Features**

#### **■** Flexible Logic Architecture

 Five devices with 384 to 7,680 LUT4s and 10 to 206 I/Os

## ■ Ultra Low Power Devices

- Advanced 40 nm low power process
- As low as 21 μA standby power
- Programmable low swing differential I/Os

### **■** Embedded and Distributed Memory

 Up to 128 kbits sysMEM<sup>™</sup> Embedded Block RAM

## ■ Pre-Engineered Source Synchronous I/O

• DDR registers in I/O cells

## ■ High Current LED Drivers

Three High Current Drivers used for three different LEDs or one RGB LED

### ■ High Performance, Flexible I/O Buffer

- Programmable sysIO<sup>™</sup> buffer supports wide range of interfaces:
  - LVCMOS 3.3/2.5/1.8
  - LVDS25E, subLVDS

- Schmitt trigger inputs, to 200 mV typical hysteresis
- Programmable pull-up mode

## **■** Flexible On-Chip Clocking

- Eight low-skew global clock resources
- Up to two analog PLLs per device

## ■ Flexible Device Configuration

- SRAM is configured through:
  - Standard SPI Interface
  - Internal Nonvolatile Configuration Memory (NVCM)

### Broad Range of Package Options

- WLCSP, QFN, VQFP, TQFP, ucBGA, caBGA, and csBGA package options
- · Small footprint package options
  - As small as 1.40 mm x 1.48 mm
- Advanced halogen-free packaging

Table 1-1. iCE40 Family Selection Guide

Part Number		LP384 LP640 LP1K LP4K LP8K HX1K HX4K HX					HX8K		
Logic Cells (LUT + Flip-Flop)	)	384	640	1,280	3,520	7,680	1,280	3,520	7,680
RAM4K Memory Blocks		0	8	16	20	32	16	20	32
RAM4K RAM bits		0 32K 64K 80K 128K 64K 80K				80K	128K		
Phase-Locked Loops (PLLs)		0	0	1 <sup>1</sup>	<b>2</b> <sup>2</sup>	2 <sup>2</sup>	1 <sup>1</sup>	2	2
Maximum Programmable I/C	) Pins	63	25	95	167	178	95	95	206
Maximum Differential Input F	Pairs	8	3	12	20	23	11	12	26
High Current LED Drivers		0 3 3 0 0 0 0			0				
Package	Code			Programn	nable I/O: I	Max Inputs	(LVDS25)	•	
16 WLCSP (1.40 mm x 1.48 mm, 0.35 mm)	SWG16		10(0) <sup>1</sup>	10(0) <sup>1</sup>					
32 QFN (5 mm x 5 mm, 0.5 mm)	SG32	21(3)							
36 ucBGA (2.5 mm x 2.5 mm, 0.4 mm)	CM36	25(3)		25(3) <sup>1</sup>					
49 ucBGA (3 mm x 3 mm, 0.4 mm)	CM49	37(6)		35(5) <sup>1</sup>					
81 ucBGA (4 mm x 4 mm, 0.4 mm)	CM81			63(8)	63(9) <sup>2</sup>	63(9) <sup>2</sup>			
81 csBGA (5 mm x 5 mm, 0.5 mm)	CB81			62(9) <sup>1</sup>					

© 2017 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



84 QFN (7 mm x 7 mm, 0.5 mm)	QN84		67(7) <sup>1</sup>					
100 VQFP (14 mm x 14 mm, 0.5 mm)	VQ100					72(9) <sup>1</sup>		
121 ucBGA (5 mm x 5 mm, 0.4 mm)	CM121		95(12)	93(13)	93(13)			
121 csBGA (6 mm x 6 mm, 0.5 mm)	CB121		92(12)					
121 caBGA (9 mm x 9 mm, 0.8 mm)	BG121						93(13)	93(13)
132 csBGA (8 mm x 8 mm, 0.5 mm)	CB132					95(11)	95(12)	95(12)
144 TQFP (20 mm x 20 mm, 0.5 mm)	TQ144					96(12)	107(14)	
225 ucBGA (7 mm x 7 mm, 0.4 mm)	CM225			178(23)	178(23)			178(23)
256-ball caBGA (14 mm x 14 mm, 0.8 mm)	CT256							206(26)

- 1. No PLL available on the 16 WLCSP, 36 ucBGA, 81 csBGA, 84 QFN and 100 VQFP packages.
- 2. Only one PLL available on the 81 ucBGA package.
- 3. High Current I/Os only available on the 16 WLCSP package.

## Introduction

The iCE40 family of ultra-low power, non-volatile FPGAs has five devices with densities ranging from 384 to 7680 Look-Up Tables (LUTs). In addition to LUT-based, low-cost programmable logic, these devices feature Embedded Block RAM (EBR), Non-volatile Configuration Memory (NVCM) and Phase Locked Loops (PLLs). These features allow the devices to be used in low-cost, high-volume consumer and system applications. Select packages offer High-Current drivers that are ideal to drive three white LEDs, or one RGB LED.

The iCE40 devices are fabricated on a 40 nm CMOS low power process. The device architecture has several features such as programmable low-swing differential I/Os and the ability to turn off on-chip PLLs dynamically. These features help manage static and dynamic power consumption, resulting in low static power for all members of the family. The iCE40 devices are available in two versions – ultra low power (LP) and high performance (HX) devices.

The iCE40 FPGAs are available in a broad range of advanced halogen-free packages ranging from the space saving 1.40x1.48 mm WLCSP to the PCB-friendly 20x20 mm TQFP. Table 1-1 shows the LUT densities, package and I/O options, along with other key parameters.

The iCE40 devices offer enhanced I/O features such as pull-up resistors. Pull-up features are controllable on a "per-pin" basis.

The iCE40 devices also provide flexible, reliable and secure configuration from on-chip NVCM. These devices can also configure themselves from external SPI Flash or be configured by an external master such as a CPU.

Lattice provides a variety of design tools that allow complex designs to be efficiently implemented using the iCE40 family of devices. Popular logic synthesis tools provide synthesis library support for iCE40. Lattice design tools use the synthesis tool output along with the user-specified preferences and constraints to place and route the design in the iCE40 device. These tools extract the timing from the routing and back-annotate it into the design for timing verification.


Lattice provides many pre-engineered IP (Intellectual Property) modules, including a number of reference designs, licensed free of charge, optimized for the iCE40 FPGA family. By using these configurable soft core IP cores as standardized blocks, users are free to concentrate on the unique aspects of their design, increasing their productivity.



#### **PLB Blocks**

The core of the iCE40 device consists of Programmable Logic Blocks (PLB) which can be programmed to perform logic and arithmetic functions. Each PLB consists of eight interconnected Logic Cells (LC) as shown in Figure 2-2. Each LC contains one LUT and one register.

Figure 2-2. PLB Block Diagram



#### **Logic Cells**

Each Logic Cell includes three primary logic elements shown in Figure 2-2.

- A four-input Look-Up Table (LUT4) builds any combinational logic function, of any complexity, requiring up to four inputs. Similarly, the LUT4 element behaves as a 16x1 Read-Only Memory (ROM). Combine and cascade multiple LUT4s to create wider logic functions.
- A 'D'-style Flip-Flop (DFF), with an optional clock-enable and reset control input, builds sequential logic functions. Each DFF also connects to a global reset signal that is automatically asserted immediately following device configuration.
- Carry Logic boosts the logic efficiency and performance of arithmetic functions, including adders, subtractors, comparators, binary counters and some wide, cascaded logic functions.

Table 2-1. Logic Cell Signal Descriptions

Function	Туре	Signal Names	Description
Input	Data signal	10, 11, 12, 13	Inputs to LUT4
Input	Control signal	Enable	Clock enable shared by all LCs in the PLB
Input	Control signal	Set/Reset <sup>1</sup>	Asynchronous or synchronous local set/reset shared by all LCs in the PLB.
Input	Control signal	Clock	Clock one of the eight Global Buffers, or from the general-purpose interconnects fabric shared by all LCs in the PLB
Input	Inter-PLB signal	FCIN	Fast carry in
Output	Data signals	0	LUT4 or registered output
Output	Inter-PFU signal	FCOUT	Fast carry out

<sup>1.</sup> If Set/Reset is not used, then the flip-flop is never set/reset, except when cleared immediately after configuration.



fers. Bank 3 additionally supports differential LVDS25 input buffers. Each sysIO bank has its own dedicated power supply.

#### Typical I/O Behavior During Power-up

The internal power-on-reset (POR) signal is deactivated when  $V_{CC}$ ,  $V_{CCIO\_2}$ ,  $V_{PP\_2V5}$ , and  $V_{CC\_SPI}$  have reached the level defined in the Power-On-Reset Voltage table in the DC and Switching Characteristics section of this data sheet. After the POR signal is deactivated, the FPGA core logic becomes active. It is the user's responsibility to ensure that all  $V_{CCIO}$  banks are active with valid input logic levels to properly control the output logic states of all the I/O banks that are critical to the application. The default configuration of the I/O pins in a device prior to configuration is tri-stated with a weak pull-up to  $V_{CCIO}$ . The I/O pins will maintain the pre-configuration state until  $V_{CC}$  and  $V_{CCIO}$  (for I/O banks containing configuration I/Os) have reached levels, at which time the I/Os will take on the software user-configured settings only after a proper download/configuration. Unused IOs are automatically blocked and the pullup termination is disabled.

#### **Supported Standards**

The iCE40 sysIO buffer supports both single-ended and differential input standards. The single-ended standard supported is LVCMOS. The buffer supports the LVCMOS 1.8, 2.5, and 3.3 V standards. The buffer has individually configurable options for bus maintenance (weak pull-up or none). The High Current output buffer have individually configurable options for drive strength.

Table 2-7 and Table 2-8 show the I/O standards (together with their supply and reference voltages) supported by the iCE40 devices.

Table 2-7. Supported Input Standards

Input Standard		V <sub>CCIO</sub> (Typical)					
input Standard	3.3 V	2.5 V	1.8 V				
Single-Ended Interfaces							
LVCMOS33	Yes						
LVCMOS25		Yes					
LVCMOS18			Yes				
Differential Interfaces							
LVDS25 <sup>1</sup>		Yes					
subLVDS <sup>1</sup>			Yes				

<sup>1.</sup> Bank 3 only.

Table 2-8. Supported Output Standards

Output Standard	V <sub>CCIO</sub> (Typical)
Single-Ended Interfaces	
LVCMOS33	3.3
LVCMOS25	2.5
LVCMOS18	1.8
Differential Interfaces	
LVDS25E <sup>1</sup>	2.5
subLVDSE <sup>1</sup>	1.8

<sup>1.</sup> These interfaces can be emulated with external resistors in all devices.

## **Non-Volatile Configuration Memory**

All iCE40 devices provide a Non-Volatile Configuration Memory (NVCM) block which can be used to configure the device.

For more information on the NVCM, please refer to TN1248, iCE40 Programming and Configuration Usage Guide.



#### **Power On Reset**

iCE40 devices have power-on reset circuitry to monitor  $V_{CC}$ ,  $V_{CCIO\_2}$ ,  $V_{PP\_2V5}$ , and  $V_{CC\_SPI}$  voltage levels during power-up and operation. At power-up, the POR circuitry monitors  $V_{CC}$ ,  $V_{CCIO\_2}$ ,  $V_{PP\_2V5}$ , and  $V_{CC\_SPI}$  (controls configuration) voltage levels. It then triggers download from the on-chip NVCM or external Flash memory after reaching the power-up levels specified in the Power-On-Reset Voltage table in the DC and Switching Characteristics section of this data sheet. Before and during configuration, the I/Os are held in tri-state. I/Os are released to user functionality once the device has finished configuration.

## **Programming and Configuration**

This section describes the programming and configuration of the iCE40 family.

#### **Device Programming**

The NVCM memory can be programmed through the SPI port.

#### **Device Configuration**

There are various ways to configure the Configuration RAM (CRAM) including:

- 1. Internal NVCM Download
- 2. From a SPI Flash (Master SPI mode)
- 3. System microprocessor to drive a Serial Slave SPI port (SSPI mode)

The image to configure the CRAM can be selected by the user on power up (Cold Boot) or once powered up (Warm Boot).

For more details on programming and configuration, see TN1248, iCE40 Programming and Configuration Usage Guide.

## **Power Saving Options**

iCE40 devices are available in two options for maximum flexibility: LP and HX devices. The LP devices have ultra low static and dynamic power consumption. HX devices are designed to provide high performance. Both the LP and the HX devices operate at 1.2 V  $V_{\rm CC}$ .

iCE40 devices feature iCEGate and PLL low power mode to allow users to meet the static and dynamic power requirements of their applications. While these features are available in both device types, these features are mainly intended for use with iCE40 LP devices to manage power consumption.

Table 2-9. iCE40 Power Saving Features Description

Device Subsystem	Feature Description
PLL	When LATCHINPUTVALUE is enabled, forces the PLL into low-power mode; PLL output held static at last input clock value.
	To save power, the optional iCEgate latch can selectively freeze the state of individual, non-registered inputs within an I/O bank. Registered inputs are effectively frozen by their associated clock or clock-enable control.



## **DC Electrical Characteristics**

#### **Over Recommended Operating Conditions**

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
·-, ···	Input or I/O Leakage	$0V < V_{IN} < V_{CCIO} + 0.2 V$	_	_	+/-10	μΑ
C <sub>1</sub> <sup>6, 7</sup>	I/O Capacitance <sup>2</sup>	$V_{CCIO} = 3.3 \text{ V}, 2.5 \text{ V}, 1.8 \text{ V}$ $V_{CC} = \text{Typ.}, V_{IO} = 0 \text{ to } V_{CCIO} + 0.2 \text{ V}$	_	6	_	pf
C <sub>2</sub> <sup>6, 7</sup>	Global Input Buffer Capacitance <sup>2</sup>	$V_{CCIO} = 3.3 \text{ V}, 2.5 \text{ V}, 1.8 \text{ V}$ $V_{CC} = \text{Typ.}, V_{IO} = 0 \text{ to } V_{CCIO} + 0.2 \text{ V}$	_	6	_	pf
$V_{HYST}$	Input Hysteresis	V <sub>CCIO</sub> = 1.8 V, 2.5 V, 3.3 V	_	200	_	mV
I <sub>PU</sub> <sup>6, 7</sup>	Internal PIO Pull-up	$V_{CCIO} = 1.8 \text{ V}, 0 = < V_{IN} < = 0.65 V_{CCIO}$	-3	_	-31	μΑ
	Current	$V_{CCIO} = 2.5 \text{ V}, 0 = < V_{IN} < = 0.65 V_{CCIO}$	-8	_	-72	μΑ
		$V_{CCIO} = 3.3 \text{ V}, 0 = < V_{IN} < = 0.65 \text{ V}_{CCIO}$	-11		-128	μΑ

- 1. Input or I/O leakage current is measured with the pin configured as an input or as an I/O with the output driver tri-stated. It is not measured with the output driver active. Internal pull-up resistors are disabled.
- 2. T<sub>.1</sub> 25°C, f = 1.0 MHz.
- 3. Please refer to  $V_{IL}$  and  $V_{IH}$  in the sysIO Single-Ended DC Electrical Characteristics table of this document.
- 4. Only applies to IOs in the SPI bank following configuration.
- 5. Some products are clamped to a diode when  $V_{IN}$  is larger than  $V_{CCIO}$ .
- 6. High current IOs has three sysIO buffers connected together.
- 7. The iCE40LP640 and iCE40LP1K SWG16 package has CDONE and a sysIO buffer are connected together.

## Static Supply Current - LP Devices<sup>1, 2, 3, 4</sup>

Symbol	Parameter	Device	Typ. V <sub>CC</sub> <sup>4</sup>	Units
lcc		iCE40LP384	21	μΑ
		iCE40LP640	100	μΑ
	Core Power Supply	iCE40LP1K	100	μΑ
		iCE40LP4K	250	μΑ
		iCE40LP8K	250	μΑ
I <sub>CCPLL</sub> <sup>5, 6</sup>	PLL Power Supply	All devices	0.5	μΑ
I <sub>PP_2V5</sub>	NVCM Power Supply	All devices	1.0	μΑ
I <sub>CCIO,</sub> I <sub>CC_SPI</sub>	Bank Power Supply <sup>4</sup> V <sub>CCIO</sub> = 2.5 V	All devices	3.5	μΑ

Assumes blank pattern with the following characteristics: all outputs are tri-stated, all inputs are configured as LVCMOS and held at V<sub>CCIO</sub> or GND, on-chip PLL is off. For more detail with your specific design, use the Power Calculator tool. Power specified with master SPI configuration mode. Other modes may be up to 25% higher.

- 2. Frequency = 0 MHz.
- 3.  $T_{J} = 25$  °C, power supplies at nominal voltage.
- 4. Does not include pull-up.
- 5. No PLL available on the iCE40LP384 and iCE40LP640 device.
- 6.  $V_{CCPLL}$  is tied to  $V_{CC}$  internally in packages without PLLs pins.



# Static Supply Current – HX Devices<sup>1, 2, 3, 4</sup>

Symbol	Parameter	Device	Typ. V <sub>CC</sub> ⁴	Units
Icc	Core Power Supply	iCE40HX1K	296	μΑ
		iCE40HX4K	1140	μΑ
		iCE40HX8K	1140	μΑ
I <sub>CCPLL</sub> <sup>5</sup>	PLL Power Supply	All devices	0.5	μΑ
I <sub>PP_2V5</sub>	NVCM Power Supply	All devices	1.0	μΑ
Iccio, Icc_spi	Bank Power Supply <sup>4</sup> V <sub>CCIO</sub> = 2.5 V	All devices	3.5	μΑ

Assumes blank pattern with the following characteristics: all outputs are tri-stated, all inputs are configured as LVCMOS and held at V<sub>CCIO</sub> or GND, on-chip PLL is off. For more detail with your specific design, use the Power Calculator tool. Power specified with master SPI configuration mode. Other modes may be up to 25% higher.

- 2. Frequency = 0 MHz.
- 3.  $T_J = 25$  °C, power supplies at nominal voltage.
- 4. Does not include pull-up.
- 5.  $V_{CCPLL}$  is tied to  $V_{CC}$  internally in packages without PLLs pins.

# Programming NVCM Supply Current – LP Devices<sup>1, 2, 3, 4</sup>

Symbol	Parameter	Device	Typ. V <sub>CC</sub> ⁵	Units
Icc		iCE40LP384	60	μΑ
		iCE40LP640	120	μΑ
	Core Power Supply	iCE40LP1K	120	μΑ
		iCE40LP4K	350	μΑ
		iCE40LP8K	350	μΑ
I <sub>CCPLL</sub> <sup>6, 7</sup>	PLL Power Supply	All devices	0.5	μΑ
I <sub>PP_2V5</sub>	NVCM Power Supply	All devices	2.5	mA
I <sub>CCIO</sub> <sup>8</sup> , I <sub>CC_SPI</sub>	Bank Power Supply⁵	All devices	3.5	mA

- 1. Assumes all inputs are held at  $V_{\text{CCIO}}$  or GND and all outputs are tri-stated.
- 2. Typical user pattern.
- 3. SPI programming is at 8 MHz.
- 4.  $T_{.1} = 25$  °C, power supplies at nominal voltage.
- 5. Per bank.  $V_{CCIO} = 2.5 \text{ V}$ . Does not include pull-up.
- 6. No PLL available on the iCE40-LP384 and iCE40-LP640 device.
- 7.  $V_{CCPLL}$  is tied to  $V_{CC}$  internally in packages without PLLs pins.
- 8. V<sub>PP\_FAST</sub>, used only for fast production programming, must be left floating or unconnected in applications, except CM36 and CM49 packages MUST have the V<sub>PP\_FAST</sub> ball connected to V<sub>CCIO\_0</sub> ball externally.



# Programming NVCM Supply Current – HX Devices<sup>1, 2, 3, 4</sup>

Symbol Parameter		Device	Typ. V <sub>CC</sub> ⁵	Units
		iCE40HX1K	278	μΑ
I <sub>CC</sub>	Core Power Supply	iCE40HX4K	1174	μΑ
		iCE40HX8K	1174	μΑ
I <sub>CCPLL</sub> <sup>6</sup>	PLL Power Supply	All devices	0.5	μΑ
I <sub>PP_2V5</sub>	NVCM Power Supply	All devices	2.5	mA
I <sub>CCIO</sub> <sup>7</sup> , I <sub>CC_SPI</sub>	Bank Power Supply⁵	All devices	3.5	mA

- 1. Assumes all inputs are held at V<sub>CCIO</sub> or GND and all outputs are tri-stated.
- 2. Typical user pattern.
- 3. SPI programming is at 8 MHz.
- 4.  $T_{J} = 25$  °C, power supplies at nominal voltage.
- 5. Per bank. V<sub>CCIO</sub> = 2.5 V. Does not include pull-up.
- 6.  $V_{CCPLL}$  is tied to  $V_{CC}$  internally in packages without PLLs pins.
- 7. V<sub>PP FAST</sub>, used only for fast production programming, must be left floating or unconnected in applications.

## Peak Startup Supply Current - LP Devices

Symbol	Parameter	Device	Max	Units
		iCE40LP384	7.7	mA
		iCELP640	6.4	mA
I <sub>CCPEAK</sub>	Core Power Supply	iCE40LP1K	6.4	mA
		iCE40LP4K	15.7	mA
		iCE40LP8K	15.7	mA
		iCE40LP1K	1.5	mA
1, 2, 4	DLL Dower Cumply	iCELP640	1.5	mA
I <sub>CCPLLPEAK</sub> <sup>1, 2, 4</sup>	PLL Power Supply	iCE40LP4K	8.0	mA
		iCE40LP8K	8.0	mA
		iCE40LP384	3.0	mA
		iCELP640	7.7	mA
I <sub>PP_2V5PEAK</sub>	NVCM Power Supply	iCE40LP1K	7.7	mA
		iCE40LP4K	4.2	mA
		iCE40LP8K	4.2	mA
		iCE40LP384	5.7	mA
I <sub>PP_FASTPEAK</sub> <sup>3</sup>	NVCM Programming Supply	iCELP640	8.1	mA
		iCE40LP1K	8.1	mA
		iCE40LP384	8.4	mA
		iCELP640	3.3	mA
I <sub>CCIOPEAK</sub> <sup>5</sup> , I <sub>CC_SPIPEAK</sub>	Bank Power Supply	iCE40LP1K	3.3	mA
_		iCE40LP4K	8.2	mA
		iCE40LP8K	8.2	mA

- 1. No PLL available on the iCE40LP384 and iCE40LP640 device.
- 2.  $V_{CCPLL}$  is tied to  $V_{CC}$  internally in packages without PLLs pins.
- 3. V<sub>PP\_FAST</sub>, used only for fast production programming, must be left floating or unconnected in applications, except CM36 and CM49 packages MUST have the V<sub>PP\_FAST</sub> ball connected to V<sub>CCIO\_0</sub> ball externally.
- 4. While no PLL is available in the iCE40-LP640 the  $I_{CCPLLPEAK}$  is additive to  $I_{CCPEAK}$ .
- 5. iCE40LP384 requires  $V_{CC}$  to be greater than 0.7 V when  $V_{CCIO}$  and  $V_{CC\_SPI}$  are above GND.



## **Peak Startup Supply Current – HX Devices**

Symbol	Parameter	Device	Max	Units
		iCE40HX1K	6.9	mA
I <sub>CCPEAK</sub>	Core Power Supply	iCE40HX4K	22.3	mA
		iCE40HX8K	22.3	mA
		iCE40HX1K	1.8	mA
I <sub>CCPLLPEAK</sub> <sup>1</sup>	PLL Power Supply	iCE40HX4K	6.4	mA
		iCE40HX8K	6.4	mA
		iCE40HX1K	2.8	mA
I <sub>PP_2V5PEAK</sub>	NVCM Power Supply	iCE40HX4K	4.1	mA
		iCE40HX8K	4.1	mA
ICCIOPEAK, ICC_SPIPEAK		iCE40HX1K	6.8	mA
	Bank Power Supply	iCE40HX4K	6.8	mA
		iCE40HX8K	6.8	mA

<sup>1.</sup> V<sub>CCPLL</sub> is tied to V<sub>CC</sub> internally in packages without PLLs pins.

## sysIO Recommended Operating Conditions

		V <sub>CCIO</sub> (V)			
Standard	Min.	Тур.	Max.		
LVCMOS 3.3	3.14	3.3	3.46		
LVCMOS 2.5	2.37	2.5	2.62		
LVCMOS 1.8	1.71	1.8	1.89		
LVDS25E <sup>1, 2</sup>	2.37	2.5	2.62		
subLVDSE <sup>1, 2</sup>	1.71	1.8	1.89		

<sup>1.</sup> Inputs on-chip. Outputs are implemented with the addition of external resistors.

## sysIO Single-Ended DC Electrical Characteristics

Input/	V	IL	V <sub>IH</sub> <sup>1</sup>			\/ B#1					
Output Standard	Min. (V)	Max. (V)	Min. (V)	Max. (V)	V <sub>OL</sub> Max. (V)	V <sub>OH</sub> Min. (V)	I <sub>OL</sub> Max. (mA)	I <sub>OH</sub> Max. (mA)			
LVCMOS 3.3	-0.3	0.8	2.0	V <sub>CCIO</sub> + 0.2 V	0.4	V <sub>CCIO</sub> - 0.4	8, 16 <sup>2</sup> , 24 <sup>2</sup>	$-8, -16^2, -24^2$			
LV OIVIOU 3.5	0.0	0.0	2.0	2.0 V <sub>CCIO</sub> + 0.2 V	0.2	V <sub>CCIO</sub> - 0.2	0.1	-0.1			
LVCMOS 2.5	-0.3	0.7	1.7	V <sub>CCIO</sub> + 0.2 V	0.4	V <sub>CCIO</sub> - 0.4	6, 12 <sup>2</sup> , 18 <sup>2</sup>	$-6, -12^2, -18^2$			
LV CIVIOS 2.5	-0.3	0.7	0.7	1.7	1.7	1.7	VCCIO + 0.2 V	0.2	V <sub>CCIO</sub> - 0.2	0.1	-0.1
LVCMOS 1.8	-0.3	0.35V <sub>CCIO</sub>	0.65V <sub>CCIO</sub>	V 0.2.V	0.4	V <sub>CCIO</sub> - 0.4	4, 8 <sup>2</sup> , 12 <sup>2</sup>	$-4, -8^2, -12^2$			
LVCIVIOS 1.8	-0.5	0.33 V CCIO	0.03 V CCIO	V <sub>CCIO</sub> + 0.2 V	0.2	V <sub>CCIO</sub> - 0.2	0.1	-0.1			

<sup>1.</sup> Some products are clamped to a diode when  $V_{\text{IN}}$  is larger than  $V_{\text{CCIO.}}$ 

<sup>2.</sup> Does not apply to Configuration Bank V<sub>CC SPI</sub>.

<sup>2.</sup> Only for High Drive LED outputs.



## **SubLVDS Emulation**

The iCE40 family supports the differential subLVDS standard. The output standard is emulated using complementary LVCMOS outputs in conjunction with resistors across the driver outputs on all banks of the devices. The subLVDS input standard is supported by the LVDS25 differential input buffer. The scheme shown in Figure 3-2 is one possible solution for subLVDSE output standard implementation. Use LVDS25E mode with suggested resistors for subLVDSE operation. Resistor values in Figure 3-2 are industry standard values for 1% resistors.

Figure 3-2. subLVDSE




Table 3-2. subLVDSE DC Conditions

#### **Over Recommended Operating Conditions**

Parameter	Description	Тур.	Units
Z <sub>OUT</sub>	Output impedance	20	Ohms
R <sub>S</sub>	Driver series resistor	270	Ohms
R <sub>P</sub>	Driver parallel resistor	120	Ohms
R <sub>T</sub>	Receiver termination	100	Ohms
V <sub>OH</sub>	Output high voltage	1.43	V
V <sub>OL</sub>	Output low voltage	1.07	V
$V_{OD}$	Output differential voltage	0.35	V
V <sub>CM</sub>	Output common mode voltage	0.9	V
Z <sub>BACK</sub>	Back impedance	100.5	Ohms
I <sub>DC</sub>	DC output current	2.8	mA



## **Derating Logic Timing**

Logic timing provided in the following sections of the data sheet and the Lattice design tools are worst case numbers in the operating range. Actual delays may be much faster. Lattice design tools can provide logic timing numbers at a particular temperature and voltage.

## Maximum sysIO Buffer Performance<sup>2</sup>

I/O Standard	Max. Speed	Units				
Inputs						
LVDS25 <sup>1</sup>	400	MHz				
subLVDS18 <sup>1</sup>	400	MHz				
LVCMOS33	250	MHz				
LVCMOS25	250	MHz				
LVCMOS18	250	MHz				
	Outputs					
LVDS25E	250	MHz				
subLVDS18E	155	MHz				
LVCMOS33	250	MHz				
LVCMOS25	250	MHz				
LVCMOS18	155	MHz				

<sup>1.</sup> Supported in Bank 3 only.

## iCE40 Family Timing Adders

Over Recommended Commercial Operating Conditions - LP Devices<sup>1, 2, 3, 4, 5</sup>

Buffer Type	Description	Timing	Units	
Input Adjusters				
LVDS25	LVDS, V <sub>CCIO</sub> = 2.5 V	-0.18	ns	
subLVDS	subLVDS, V <sub>CCIO</sub> = 1.8 V	0.82	ns	
LVCMOS33	LVCMOS, V <sub>CCIO</sub> = 3.3 V	0.18	ns	
LVCMOS25	LVCMOS, V <sub>CCIO</sub> = 2.5 V	0.00	ns	
LVCMOS18	LVCMOS, V <sub>CCIO</sub> = 1.8 V	0.19	ns	
Output Adjusters				
LVDS25E	LVDS, Emulated, V <sub>CCIO</sub> = 2.5 V	0.00	ns	
subLVDSE	subLVDS, Emulated, V <sub>CCIO</sub> = 1.8 V	1.32	ns	
LVCMOS33	LVCMOS, V <sub>CCIO</sub> = 3.3 V	-0.12	ns	
LVCMOS25	LVCMOS, V <sub>CCIO</sub> = 2.5 V	0.00	ns	
LVCMOS18	LVCMOS, V <sub>CCIO</sub> = 1.8 V	1.32	ns	

- 1. Timing adders are relative to LVCMOS25 and characterized but not tested on every device.
- 2. LVCMOS timing measured with the load specified in Switching Test Condition table.
- 3. All other standards tested according to the appropriate specifications.
- 4. Commercial timing numbers are shown.
- 5. Not all I/O standards are supported for all banks. See the Architecture section of this data sheet for details.

<sup>2.</sup> Measured with a toggling pattern



## Over Recommended Commercial Operating Conditions - HX Devices<sup>1, 2, 3, 4, 5</sup>

Buffer Type	Description	Timing	Units
Input Adjusters			
LVDS25	LVDS, V <sub>CCIO</sub> = 2.5 V	0.13	ns
subLVDS	subLVDS, V <sub>CCIO</sub> = 1.8 V	1.03	ns
LVCMOS33	LVCMOS, V <sub>CCIO</sub> = 3.3 V	0.16	ns
LVCMOS25	LVCMOS, V <sub>CCIO</sub> = 2.5 V	0.00	ns
LVCMOS18	LVCMOS, V <sub>CCIO</sub> = 1.8 V	0.23	ns
Output Adjusters	•		
LVDS25E	LVDS, Emulated, V <sub>CCIO</sub> = 2.5 V	0.00	ns
subLVDSE	subLVDS, Emulated, V <sub>CCIO</sub> = 1.8 V	1.76	ns
LVCMOS33	LVCMOS, V <sub>CCIO</sub> = 3.3 V	0.17	ns
LVCMOS25	LVCMOS, V <sub>CCIO</sub> = 2.5 V	0.00	ns
LVCMOS18	LVCMOS, V <sub>CCIO</sub> = 1.8 V	1.76	ns

- 1. Timing adders are relative to LVCMOS25 and characterized but not tested on every device.
- 2. LVCMOS timing measured with the load specified in Switching Test Condition table.
- 3. All other standards tested according to the appropriate specifications.
- 4. Commercial timing numbers are shown.
- 5. Not all I/O standards are supported for all banks. See the Architecture section of this data sheet for details.



# iCE40 External Switching Characteristics – LP Devices 1,2

## **Over Recommended Operating Conditions**

Parameter	Description	Device	Min.	Max.	Units
Clocks					
Global Clocks					
f <sub>MAX_GBUF</sub>	Frequency for Global Buffer Clock network	All iCE40LP devices	_	275	MHz
t <sub>W_GBUF</sub>	Clock Pulse Width for Global Buffer	All iCE40LP devices	0.92	_	ns
		iCE40LP384	_	370	ps
		iCE40LP640	_	230	ps
t <sub>SKEW_GBUF</sub>	Global Buffer Clock Skew Within a Device	iCE40LP1K	_	230	ps
		iCE40LP4K	_	340	ps
		iCE40LP8K	_	340	ps
Pin-LUT-Pin Propa	agation Delay	1	<u>'</u>		
t <sub>PD</sub>	Best case propagation delay through one LUT-4	All iCE40LP devices	_	9.36	ns
General I/O Pin Pa	arameters (Using Global Buffer Clock withou	ıt PLL) <sup>3</sup>		I.	l .
		iCE40LP384	_	300	ps
		iCE40LP640	_	200	ps
t <sub>SKEW_IO</sub>	Data bus skew across a bank of IOs	iCE40LP1K	_	200	ps
		iCE40LP4K	_	280	ps
		iCE40LP8K	_	280	ps
		iCE40LP384	_	6.33	ns
t <sub>co</sub>		iCE40LP640	_	5.91	ns
	Clock to Output - PIO Output Register	iCE40LP1K	_	5.91	ns
		iCE40LP4K	_	6.58	ns
		iCE40LP8K	_	6.58	ns
		iCE40LP384	-0.08	_	ns
		iCE40LP640	-0.33	_	ns
t <sub>SU</sub>	Clock to Data Setup - PIO Input Register	iCE40LP1K	-0.33	_	ns
		iCE40LP4K	-0.63	_	ns
		iCE40LP8K	-0.63	_	ns
		iCE40LP384	1.99	_	ns
		iCE40LP640	2.81	_	ns
t <sub>H</sub>	Clock to Data Hold - PIO Input Register	iCE40LP1K	2.81	_	ns
		iCE40LP4K	3.48	_	ns
		iCE40LP8K	3.48	_	ns
General I/O Pin Pa	arameters (Using Global Buffer Clock with P	LL) <sup>3</sup>		<u>l</u>	<u>l</u>
		iCE40LP1K		2.20	ns
t <sub>COPLL</sub>	Clock to Output - PIO Output Register	iCE40LP4K		2.30	ns
JJ. LL		iCE40LP8K		2.30	ns
		iCE40LP1K	5.23	_	ns
t <sub>SUPLL</sub>	Clock to Data Setup - PIO Input Register	iCE40LP4K	6.13	_	ns
OUI LL		iCE40LP8K	6.13	_	ns



# sysCONFIG Port Timing Specifications<sup>1</sup>

Symbol	Parameter		Min.	Тур.	Max.	Units
All Configuration	on Modes				l .	
<sup>t</sup> CRESET_B	Minimum CRESET_B Low pulse width required to restart configuration, from falling edge to rising edge		200	_	_	ns
t <sub>DONE_IO</sub>	Number of configuration clock cycles after CDONE goes High before the PIO pins are activated		49	_	_	Clock Cycles
Slave SPI					l .	
	Minimum time from a rising edge	iCE40LP384	600	-	_	us
t <sub>CR_SCK</sub>	on CRESET_B until the first SPI write operation, first SPI_SCK. During this time, the iCE40	iCE40LP640, iCE40LP/HX1K	800	-	_	us
	device is clearing its internal con-	iCE40LP/HX4K	1200	-	_	us
	figuration memory	iCE40LP/HX8K	1200	-	_	us
		Write	1	-	25	MHz
		Read iCE40LP384 <sup>2</sup>	-	15	-	MHz
f <sub>MAX</sub> <sup>1</sup>	CCLK clock frequency	Read iCE40LP640, iCE40LP/HX1K <sup>2</sup>	-	15	-	MHz
MAX	OCER Glock frequency	Read iCE40LP/ HX4K <sup>2</sup>	-	15	-	MHz
		Read iCE40LP/ HX8K <sup>2</sup>	-	15	-	MHz
<sup>t</sup> CCLKH	CCLK clock pulse width high		20	_	_	ns
t <sub>CCLKL</sub>	CCLK clock pulse width low		20	_	_	ns
t <sub>STSU</sub>	CCLK setup time		12		_	ns
t <sub>STH</sub>	CCLK hold time		12	_	_	ns
t <sub>STCO</sub>	CCLK falling edge to valid output		13	_	_	ns
Master SPI	•					•
		Off	_	0	_	MHz
f <sub>MCLK</sub>	MCLK clock frequency	Low Frequency (Default)	_	7.5	_	MHz
	·	Medium Frequency <sup>3</sup>	_	24	_	MHz
		High Frequency <sup>3</sup>	_	40	_	MHz



# sysCONFIG Port Timing Specifications<sup>1</sup> (Continued)

Symbol	Parameter		Min.	Тур.	Max.	Units
		iCE40LP384 - Low Frequency (Default)	600	_	_	us
		iCE40LP384 - Medium Frequency	600	_	_	us
		iCE40LP384 - High Frequency	600	_	_	us
		iCE40LP640, iCE40LP/HX1K - Low Frequency (Default)	800	_	_	us
		iCE40LP640, iCE40LP/HX1K - Medium Frequency	800	_	_	us
		iCE40LP640, iCE40LP/HX1K - High Frequency	800	_	_	us
	CRESET_B high to first MCLK	iCE40LP/HX1K -Low Frequency (Default)	800	_	_	us
t <sub>MCLK</sub>	edge	iCE40LP/HX1K - Medium Frequency	800	_	_	us
		iCE40LP/HX1K - High Frequency	800	_	_	us
		iCE40LP/HX4K - Low Frequency (Default)	1200	_	_	us
		iCE40LP/HX4K - Medium Frequency	1200	_	_	us
		iCE40LP/HX4K - high frequency	1200	_	_	us
		iCE40LP/HX8K - Low Frequency (Default)	1200	_	_	us
		iCE40LP/HX8K - Medium Frequency	1200	_	_	us
		iCE40LP/HX8K - High Frequency	1200		_	us

Does not apply for NVCM.
 Supported only with 1.2 V V<sub>CC</sub> and at 25 °C.
 Extended range f<sub>MAX</sub> Write operations support up to 53 MHz only with 1.2 V V<sub>CC</sub> and at 25 °C.



# iCE40 LP/HX Family Data Sheet Pinout Information

March 2017 Data Sheet DS1040

# **Signal Descriptions**

Signal Name	I/O	Descriptions							
General Purpose									
IO[Bank]_[Row/Column Number][A/B]	I/O	[Bank] indicates the bank of the device on which the pad is located. [Number] indicates IO number on the device.							
IO[Bank]_[Row/Column Number][A/B]	I/O	[Bank] indicates the bank of the device on which the pad is located. [Number] indicates IO number on the device. [A/B] indicates the differential I/O. 'A' = negative input. 'B' = positive input.							
HCIO[Bank]_[Number]	I/O	High Current IO. [Bank] indicates the bank of the device on which the pad is located. [Number] indicates IO number.							
NC	_	No connect							
GND	_	GND – Ground. Dedicated pins. It is recommended that all GNDs are tied together.							
VCC	_	VCC – The power supply pins for core logic. Dedicated pins. It is recommended that all VCCs are tied to the same supply.							
VCCIO_x	_	VCCIO – The power supply pins for I/O Bank x. Dedicated pins. All VCCIOs located in the same bank are tied to the same supply.							
PLL and Global Functions	PLL and Global Functions (Used as user-programmable I/O pins when not used for PLL or clock pins)								
VCCPLLx	_	PLL VCC – Power. Dedicated pins. The PLL requires a separate power and ground that is quiet and stable to reduce the output clock jitter of the PLL.							
GNDPLLx	_	PLL GND – Ground. Dedicated pins. The sysCLOCK PLL has the DC ground connection made on the FPGA, so the external PLL ground connection (GNDPLL) must NOT be connected to the board's ground.							
GBINx	_	Global pads. Two per side.							
Programming and Configu	ration								
CBSEL[0:1]	I/O	Dual function pins. I/Os when not used as CBSEL. Optional ColdBoot configuration SELect input, if ColdBoot mode is enabled.							
CRESET_B	I	Configuration Reset, active Low. Dedicated input. No internal pull-up resistor. Either actively drive externally or connect a 10 KOhm pull-up resistor to VCCIO_2.							
CDONE	I/O	Configuration Done. Includes a permanent weak pull-up resistor to VCCIO_2. If driving external devices with CDONE output, an external pull-up resistor to VCCIO_2 may be required. Refer to the TN1248, iCE40 Programming and Configuration for more details. Following device configuration the iCE40LP640 and iCE40LP1K in the SWG16 package CDONE pin can be used as a user output.							
VCC_SPI	_	SPI interface voltage supply input. Must have a valid voltage even if configuring from NVCM.							
SPI_SCK	I/O	Input Configuration Clock for configuring an FPGA in Slave SPI mode. Output Configuration Clock for configuring an FPGA configuration modes.							
SPI_SS_B	I/O	SPI Slave Select. Active Low. Includes an internal weak pull-up resistor to VCC_SPI during configuration. During configuration, the logic level sampled on this pin determines the configuration mode used by the iCE40 device. An input when sampled at the start of configuration. An input when in SPI Peripheral configuration mode (SPI_SS_B = Low). An output when in Master SPI Flash configuration mode.							
SPI_SI	I/O	Slave SPI serial data input and master SPI serial data output							
SPI_SO	I/O	Slave SPI serial data output and master SPI serial data input							



# **Pin Information Summary (Continued)**

	iCE40HX4K			iCE40HX8K			
	BG121	CB132	TQ144	BG121	CB132	CM225	CT256
General Purpose I/O per Bank		•					
Bank 0	23	24	27	23	24	46	52
Bank 1	21	25	29	21	25	42	52
Bank 2	19	18	19	19	18	40	46
Bank 3	26	24	28	26	24	46	52
Configuration	4	4	4	4	4	4	4
Total General Purpose Single Ended I/O	93	95	107	93	95	178	206
High Current Outputs per Bank	•	•				•	
Bank 0	0	0	0	0	0	0	0
Bank 1	0	0	0	0	0	0	0
Bank 2	0	0	0	0	0	0	0
Bank 3	0	0	0	0	0	0	0
Total Differential Inputs	0	0	0	0	0	0	0
Differential Inputs per Bank							
Bank 0	0	0	0	0	0	0	0
Bank 1	0	0	0	0	0	0	0
Bank 2	0	0	0	0	0	0	0
Bank 3	13	12	14	13	12	23	26
Total Differential Inputs	13	12	14	13	12	23	26
Dedicated Inputs per Bank							
Bank 0	0	0	0	0	0	0	0
Bank 1	0	1	1	0	1	1	1
Bank 2	2	2	2	2	2	2	2
Bank 3	0	0	0	0	0	0	0
Configuration	0	0	0	0	0	0	0
Total Dedicated Inputs	2	3	3	2	3	3	3
Vccio Pins							
Bank 0	1	2	2	1	2	3	4
Bank 1	1	2	2	1	2	3	4
Bank 2	1	2	2	1	2	3	4
Bank 3	2	3	2	2	3	4	4
VCC	4	5	4	4	5	8	6
VCC_SPI	1	1	1	1	1	1	1
VPP_2V5	1	1	1	1	1	1	1
VPP_FAST <sup>1</sup>	1	1	1	1	1	1	1
VCCPLL	2	2	2	2	2	2	2
GND	12	15	11	12	15	18	20
NC	0	0	6	0	0	0	0
Total Count of Bonded Pins	121	132	144	121	132	225	256

<sup>1.</sup> V<sub>PP\_FAST</sub>, used only for fast production programming, must be left floating or unconnected in applications.




# iCE40 LP/HX Family Data Sheet Ordering Information


March 2017 Data Sheet DS1040

# iCE40 Part Number Description

## **Ultra Low Power (LP) Devices**



## **High Performance (HX) Devices**



All parts shipped in trays unless noted.

## **Ordering Information**

iCE40 devices have top-side markings as shown below:

## Industrial



Note: Markings are abbreviated for small packages.

© 2017 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



## Ultra Low Power Industrial Grade Devices, Halogen Free (RoHS) Packaging

Part Number	LUTs	Supply Voltage	Package	Leads	Temp.
ICE40LP384-CM36	384	1.2 V	Halogen-Free ucBGA	36	IND
ICE40LP384-CM36TR	384	1.2 V	Halogen-Free ucBGA	36	IND
ICE40LP384-CM36TR1K	384	1.2 V	Halogen-Free ucBGA	36	IND
ICE40LP384-CM49	384	1.2 V	Halogen-Free ucBGA	49	IND
ICE40LP384-CM49TR	384	1.2 V	Halogen-Free ucBGA	49	IND
ICE40LP384-CM49TR1K	384	1.2 V	Halogen-Free ucBGA	49	IND
ICE40LP384-SG32	384	1.2 V	Halogen-Free QFN	32	IND
ICE40LP384-SG32TR	384	1.2 V	Halogen-Free QFN	32	IND
ICE40LP384-SG32TR1K	384	1.2 V	Halogen-Free QFN	32	IND
ICE40LP640-SWG16TR	640	1.2 V	Halogen-Free WLCSP	16	IND
ICE40LP640-SWG16TR50	640	1.2 V	Halogen-Free WLCSP	16	IND
ICE40LP640-SWG16TR1K	640	1.2 V	Halogen-Free WLCSP	16	IND
ICE40LP1K-SWG16TR	1280	1.2 V	Halogen-Free WLCSP	16	IND
ICE40LP1K-SWG16TR50	1280	1.2 V	Halogen-Free WLCSP	16	IND
ICE40LP1K-SWG16TR1K	1280	1.2 V	Halogen-Free WLCSP	16	IND
ICE40LP1K-CM36	1280	1.2 V	Halogen-Free ucBGA	36	IND
ICE40LP1K-CM36TR	1280	1.2 V	Halogen-Free ucBGA	36	IND
ICE40LP1K-CM36TR1K	1280	1.2 V	Halogen-Free ucBGA	36	IND
ICE40LP1K-CM49	1280	1.2 V	Halogen-Free ucBGA	49	IND
ICE40LP1K-CM49TR	1280	1.2 V	Halogen-Free ucBGA	49	IND
ICE40LP1K-CM49TR1K	1280	1.2 V	Halogen-Free ucBGA	49	IND
ICE40LP1K-CM81	1280	1.2 V	Halogen-Free ucBGA	81	IND
ICE40LP1K-CM81TR	1280	1.2 V	Halogen-Free ucBGA	81	IND
ICE40LP1K-CM81TR1K	1280	1.2 V	Halogen-Free ucBGA	81	IND
ICE40LP1K-CB81	1280	1.2 V	Halogen-Free csBGA	81	IND
ICE40LP1K-CB81TR	1280	1.2 V	Halogen-Free csBGA	81	IND
ICE40LP1K-CB81TR1K	1280	1.2 V	Halogen-Free csBGA	81	IND
ICE40LP1K-CM121	1280	1.2 V	Halogen-Free ucBGA	121	IND
ICE40LP1K-CM121TR	1280	1.2 V	Halogen-Free ucBGA	121	IND
ICE40LP1K-CM121TR1K	1280	1.2 V	Halogen-Free ucBGA	121	IND
ICE40LP1K-CB121	1280	1.2 V	Halogen-Free csBGA	121	IND
ICE40LP1K-QN84	1280	1.2 V	Halogen-Free QFN	84	IND
ICE40LP4K-CM81	3520	1.2 V	Halogen-Free ucBGA	81	IND
ICE40LP4K-CM81TR	3520	1.2 V	Halogen-Free ucBGA	81	IND
ICE40LP4K-CM81TR1K	3520	1.2 V	Halogen-Free ucBGA	81	IND
ICE40LP4K-CM121	3520	1.2 V	Halogen-Free ucBGA	121	IND
ICE40LP4K-CM121TR	3520	1.2 V	Halogen-Free ucBGA	121	IND
ICE40LP4K-CM121TR1K	3520	1.2 V	Halogen-Free ucBGA	121	IND
ICE40LP4K-CM225	3520	1.2 V	Halogen-Free ucBGA	225	IND
ICE40LP8K-CM81	7680	1.2 V	Halogen-Free ucBGA	81	IND
ICE40LP8K-CM81TR	7680	1.2 V	Halogen-Free ucBGA	81	IND
ICE40LP8K-CM81TR1K	7680	1.2 V	Halogen-Free ucBGA	81	IND
ICE40LP8K-CM121	7680	1.2 V	Halogen-Free ucBGA	121	IND
ICE40LP8K-CM121TR	7680	1.2 V	Halogen-Free ucBGA	121	IND
	•		•	-	



# iCE40 LP/HX Family Data Sheet Supplemental Information

March 2017 Data Sheet DS1040

## For Further Information

A variety of technical notes for the iCE40 family are available on the Lattice web site.

- TN1248, iCE40 Programming and Configuration
- TN1250, Memory Usage Guide for iCE40 Devices
- TN1251, iCE40 sysCLOCK PLL Design and Usage Guide
- TN1252, iCE40 Hardware Checklist
- TN1253, Using Differential I/O (LVDS, Sub-LVDS) in iCE40 Devices
- TN1074, PCB Layout Recommendations for BGA Packages
- iCE40 Pinout Files
- Thermal Management document
- Lattice design tools
- IBIS
- Package Diagrams Data Sheet
- Schematic Symbols