

Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs


The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Product Status	Active	
Number of LABs/CLBs	3688	
Number of Logic Elements/Cells	33192	
Total RAM Bits	663552	
Number of I/O	376	
Number of Gates	1600000	
Voltage - Supply	1.14V ~ 1.26V	
Mounting Type	Surface Mount	
Operating Temperature	-40°C ~ 100°C (TJ)	
Package / Case	484-BBGA	
Supplier Device Package	484-FBGA (23x23)	
Purchase URL	https://www.e-xfl.com/product-detail/xilinx/xc3s1600e-4fgg484i	

Email: info@E-XFL.COM

- - --

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





www.xilinx.com

Table 30: Direct Clock Input Connections and Optional External Feedback to Associated DCMs

	Differential Pair Differential Pair						Differential Pair Di		Differer	ifferential Pair		
Package	Ν	Р	N	Р				-	Ν	Р	Ν	Р
	Pin Nu	mber for S	ingle-Ende	d Input				-	Pin Nu	mber for S	ingle-Ende	d Input
VQ100	P91	P90	P89	P88					P86	P85	P84	P83
CP132	B7	A7	C8	B8					A9	B9	C9	A10
TQ144	P131	P130	P129	P128					P126	P125	P123	P122
PQ208	P186	P185	P184	P183					P181	P180	P178	P177
FT256	D8	C8	B8	A8					A9	A10	F9	E9
FG320	D9	C9	B9	B8					A10	B10	E10	D10
FG400	A9	A10	G10	H10					E10	E11	G11	F11
FG484	B11	C11	H11	H12					C12	B12	E12	F12
	\mathbf{h}	↓	↓	\mathbf{h}	Assoc	ciated G	alobal B	Buffers	¥	\mathbf{h}	↓	\mathbf{h}
	GCLK11	GCLK10	GCLK9	GCLK8	10	Ŧ	10	1	GCLK7	GCLK6	GCLK5	GCLK
		250E, XC3S	00: N/A 500E: DCM 1600E: DCI	—	▲ BUFGMUX_X1Y10	▲ BUFGMUX_X1Y11	▲ BUFGMUX_X2Y10	▲ BUFGMUX_X2Y11	XC3S100: DCM_X0Y XC3S250E, XC3S500E: DCM XC3S1200E, XC3S1600E: DCM			L_X1Y1
					•	•	•	•				
					ш	C		E				
					H	G	F	E				
					Cloc	k Line (s	see Tab	le 41)				
					Clock	k Line (s C	see Tab B	le 41) A				
					Clock D ↑	k Line (s C ↑	see Tab B ↑	le 41) A				
			Left DCM		Clock D ↑	k Line (s C ↑	see Tab B ↑	le 41) A			ight DCM	
	XC3S2	XC3S1	00: N/A	XOXO	Clock D ↑	k Line (s C ↑	see Tab B ↑	le 41) A		XC3S100:	DCM_X0Y0	
		XC3S1 250E, XC3S	00: N/A 500E: DCM		Clock D ↑	k Line (s C ↑	see Tab B ↑	le 41) A	XC3S2	XC3S100: 250E, XC3S	DCM_X0Y0 500E: DCM	_X1Y0
	XC3S12	XC3S1 250E, XC3S 200E, XC3S	00: N/A 500E: DCM 1600E: DCI	M_X1Y0	Clock D ↑	k Line (s C ↑	see Tab B ↑	le 41) A	XC3S2 XC3S12	XC3S100: 250E, XC3S 200E, XC3S	DCM_X0Y0 500E: DCM 1600E: DCI	I_X1Y0 M_X2Y0
		XC3S1 250E, XC3S 200E, XC3S GCLK13	00: N/A 500E: DCM 1600E: DCI GCLK14	W_X1Y0 GCLK15	BUFGMUX_X1Y0 → C	R Line (: ↑ BUFGMUX_X1Y1	BUFGMUX_X2Y0	BUFGMUX_X2Y1 →	XC3S2	XC3S100: 250E, XC3S	DCM_X0Y0 500E: DCM 1600E: DCI GCLK2	I_X1Y0 M_X2Y0 GCLK
	XC3S12 GCLK12	XC3S1 250E, XC3S 200E, XC3S GCLK13 ↑	00: N/A 500E: DCM 1600E: DCI GCLK14	M_X1Y0 GCLK15 个	BUFGMUX_X1Y0 → C	k Line (s C ↑	BUFGMUX_X2Y0	BUFGMUX_X2Y1 →	XC3S2 XC3S12 GCLK0	XC3S100: 250E, XC3S 200E, XC3S GCLK1 ♠	DCM_X0Y0 500E: DCM 1600E: DCI GCLK2	I_X1Y0 M_X2Y0 GCLK3
Paakago	XC3S12 GCLK12 ↑ Differen	XC3S1 250E, XC3S 200E, XC3S GCLK13 个 ntial Pair	00: N/A 500E: DCM 1600E: DCI GCLK14 ↑ Differen	M_X1Y0 GCLK15 ↑ tial Pair	BUFGMUX_X1Y0 → C	R Line (: ↑ BUFGMUX_X1Y1	BUFGMUX_X2Y0	BUFGMUX_X2Y1 →	XC3S2 XC3S12 GCLK0 T Different	XC3S100: 250E, XC3S 200E, XC3S GCLK1 ↑ tial Pair	DCM_X0Y0 500E: DCM 1600E: DCI GCLK2 个 Differer	L_X1Y0 M_X2Y0 GCLK3 M tial Pair
Package	XC3S12 GCLK12 ↑ Differen P	XC3S1 250E, XC3S 200E, XC3S GCLK13 ↑ ntial Pair N	00: N/A 500E: DCM 1600E: DCI GCLK14 ↑ Differen P	M_X1Y0 GCLK15 ↑ tial Pair N	BUFGMUX_X1Y0 → C	R Line (: ↑ BUFGMUX_X1Y1	BUFGMUX_X2Y0	BUFGMUX_X2Y1 →	XC3S2 XC3S12 GCLK0 T Differen P	XC3S100: 250E, XC3S 200E, XC3S GCLK1 ↑ tial Pair N	DCM_X0Y0 500E: DCM 1600E: DCI GCLK2 ↑ Differer P	L_X1Y0 M_X2Y0 GCLK ↑ ntial Pair N
	XC3S12 GCLK12 ↑ Differen P Pin Nu	XC3S1 250E, XC3S 200E, XC3S GCLK13 ↑ tial Pair N mber for S	00: N/A 500E: DCM 1600E: DCI GCLK14 ↑ Differen P ingle-Ende	M_X1Y0 GCLK15 ↑ tial Pair N d Input	BUFGMUX_X1Y0 → C	R Line (: ↑ BUFGMUX_X1Y1	BUFGMUX_X2Y0	BUFGMUX_X2Y1 →	XC3S2 XC3S12 GCLK0 ↑ Differen P Pin Nu	XC3S100: 250E, XC3S 200E, XC3S GCLK1 ↑ tial Pair N mber for S	DCM_X0Y0 500E: DCM 1600E: DCI GCLK2 ↑ Differer P ingle-Ende	L_X1Y0 M_X2Y0 GCLK ↑ ntial Pair N d Input
VQ100	XC3S12 GCLK12 ↑ Differen P Pin Nu P32	XC3S1 250E, XC3S 200E, XC3S GCLK13 ↑ ntial Pair N mber for S	00: N/A 500E: DCM 1600E: DCI CCLK14 ↑ Differen P ingle-Ende P35	M_X1Y0 GCLK15 Tial Pair N d Input P36	BUFGMUX_X1Y0 → C	R Line (: ↑ BUFGMUX_X1Y1	BUFGMUX_X2Y0	BUFGMUX_X2Y1 →	XC3S2 XC3S12 GCLK0 ↑ Differen P Pin Nu P38	XC3S100: 250E, XC3S 200E, XC3S CODE, X	DCM_X0Y0 500E: DCM 1600E: DCI GCLK2 M Differer P ingle-Ender P40	L_X1Y0 M_X2Y0 GCLK ↑ ntial Pair N d Input
/Q100 CP132	XC3S12 GCLK12 ↑ Differen P Pin Nu P32 M4	XC3S1 250E, XC3S 200E, XC3S GCLK13 Atial Pair N mber for S P33 N4	00: N/A 500E: DCM 1600E: DCI GCLK14 ↑ Differen P ingle-Ender P35 M5	M_X1Y0 GCLK15 ↑ tial Pair N d Input P36 N5	BUFGMUX_X1Y0 → C	R Line (: ↑ BUFGMUX_X1Y1	BUFGMUX_X2Y0	BUFGMUX_X2Y1 →	XC3S2 XC3S12 GCLK0 ↑ Differen P Pin Nu P38 M6	XC3S100: 250E, XC3S 200E, XC3S GCLK1 ↑ tial Pair N mber for S P39 N6	DCM_X0Y0 500E: DCM 1600E: DCI GCLK2 T Differen P ingle-Enden P40 P6	A_X1Y0 M_X2Y0 GCLK ↑ ntial Pair N d Input P41 P7
VQ100 CP132 TQ144	XC3S12 GCLK12 ↑ Differen P Pin Nu P32 M4 P50	XC3S1 250E, XC3S 200E, XC3S 200E, XC3S GCLK13 ↑ ntial Pair N mber for S P33 N4 P51	00: N/A 500E: DCM 1600E: DCI CCLK14 ↑ Differen P ingle-Ende P35 M5 P53	M_X1Y0 GCLK15 ↑ tial Pair N d Input P36 N5 P54	BUFGMUX_X1Y0 → C	R Line (: ↑ BUFGMUX_X1Y1	BUFGMUX_X2Y0	BUFGMUX_X2Y1 →	XC3S2 XC3S12 GCLK0 ↑ Differen P Pin Nu P38 M6 P56	XC3S100: 250E, XC3S 200E, XC3S CODE, X	DCM_X0Y0 500E: DCM 1600E: DCI GCLK2 ↑ Differer P ingle-Ender P40 P6 P58	A 22Y0 A 22Y0 A 22Y0 A 22Y0 A 22Y0 A 22Y A 2Y A 2Y
VQ100 CP132 FQ144 PQ208	XC3S12 GCLK12 ↑ Differen P Pin Nu P32 M4 P50 P74	XC3S1 250E, XC3S 200E, XC3S 200E, XC3S GCLK13 ↑ tial Pair N mber for S P33 N4 P51 P75	00: N/A 500E: DCM 1600E: DCI GCLK14 ↑ Differen P ingle-Ender P35 M5 P53 P77	M_X1Y0 GCLK15 ↑ tial Pair N d Input P36 N5 P54 P78	BUFGMUX_X1Y0 → C	R Line (: ↑ BUFGMUX_X1Y1	BUFGMUX_X2Y0	BUFGMUX_X2Y1 →	XC3S2 XC3S12 GCLK0 ↑ Differen P Pin Nu P38 M6 P56 P80	XC3S100: 250E, XC3S 200E, XC3S GCLK1 ↑ tial Pair N mber for S P39 N6 P57 P81	DCM_X0Y0 500E: DCM 1600E: DCI GCLK2 ↑ Differer P ingle-Ender P40 P6 P58 P82	A 22Y0 A 22Y0 A 22Y0 A 22Y0 A 22Y0 A 22Y A 2Y A 2Y
VQ100 CP132 TQ144 PQ208 FT256	XC3S12 GCLK12 Differen P Pin Nu P32 M4 P50 P74 M8	XC3S1 250E, XC3S 200E, XC3S 200E, XC3S GCLK13 ↑ tial Pair N mber for S P33 N4 P51 P75 L8	00: N/A 500E: DCM 1600E: DCI GCLK14 Differen P ingle-Ende P35 M5 P53 P77 N8	M_X1Y0 GCLK15 A tial Pair N d Input P36 N5 P54 P78 P8	BUFGMUX_X1Y0 → C	R Line (: ↑ BUFGMUX_X1Y1	BUFGMUX_X2Y0	BUFGMUX_X2Y1 →	XC3S2 XC3S12 GCLK0 ↑ Differen P Pin Nu P38 M6 P56 P80 T9	XC3S100: 250E, XC3S 200E, XC3S GCLK1 ↑ tial Pair N mber for S P39 N6 P57 P81 R9	DCM_X0Y0 500E: DCM 1600E: DCM 1600E: DCM CM COM CM CM CM CM CM CM CM CM CM C	×1Y0 M_X2Y0 GCLK ↑ ntial Pair N d Input P41 P7 P59 P83 N9
Package VQ100 CP132 TQ144 PQ208 FT256 FG320 FG320 FG400	XC3S12 GCLK12 ↑ Differen P Pin Nu P32 M4 P50 P74	XC3S1 250E, XC3S 200E, XC3S 200E, XC3S GCLK13 ↑ tial Pair N mber for S P33 N4 P51 P75	00: N/A 500E: DCM 1600E: DCI GCLK14 ↑ Differen P ingle-Ender P35 M5 P53 P77	M_X1Y0 GCLK15 ↑ tial Pair N d Input P36 N5 P54 P78	BUFGMUX_X1Y0 → C	R Line (: ↑ BUFGMUX_X1Y1	BUFGMUX_X2Y0	BUFGMUX_X2Y1 →	XC3S2 XC3S12 GCLK0 ↑ Differen P Pin Nu P38 M6 P56 P80	XC3S100: 250E, XC3S 200E, XC3S GCLK1 ↑ tial Pair N mber for S P39 N6 P57 P81	DCM_X0Y0 500E: DCM 1600E: DCI GCLK2 ↑ Differer P ingle-Ender P40 P6 P58 P82	A 22Y0 A 22Y0 A 22Y0 A 22Y0 A 22Y0 A 22Y A 2Y A 2Y

www.xilinx.com

Clocking Infrastructure

For additional information, refer to the "Using Global Clock Resources" chapter in <u>UG331</u>.

The Spartan-3E clocking infrastructure, shown in Figure 45, provides a series of low-capacitance, low-skew interconnect lines well-suited to carrying high-frequency signals throughout the FPGA. The infrastructure also includes the clock inputs and BUFGMUX clock buffers/multiplexers. The Xilinx Place-and-Route (PAR) software automatically routes high-fanout clock signals using these resources.

Clock Inputs

Clock pins accept external clock signals and connect directly to DCMs and BUFGMUX elements. Each Spartan-3E FPGA has:

- 16 Global Clock inputs (GCLK0 through GCLK15) located along the top and bottom edges of the FPGA
- 8 Right-Half Clock inputs (RHCLK0 through RHCLK7) located along the right edge
- 8 Left-Half Clock inputs (LHCLK0 through LHCLK7) located along the left edge

Clock inputs optionally connect directly to DCMs using dedicated connections. Table 30, Table 31, and Table 32 show the clock inputs that best feed a specific DCM within a given Spartan-3E part number. Different Spartan-3E FPGA densities have different numbers of DCMs. The XC3S1200E and XC3S1600E are the only two densities with the left- and right-edge DCMs.

Each clock input is also optionally a user-I/O pin and connects to internal interconnect. Some clock pad pins are input-only pins as indicated in Module 4, Pinout Descriptions.

Design Note

Avoid using global clock input GCLK1 as it is always shared with the M2 mode select pin. Global clock inputs GCLK0, GCLK2, GCLK3, GCLK12, GCLK13, GCLK14, and GCLK15 have shared functionality in some configuration modes.

Clock Buffers/Multiplexers

Clock Buffers/Multiplexers either drive clock input signals directly onto a clock line (BUFG) or optionally provide a multiplexer to switch between two unrelated, possibly asynchronous clock signals (BUFGMUX).

Each BUFGMUX element, shown in Figure 46, is a 2-to-1 multiplexer. The select line, S, chooses which of the two inputs, I0 or I1, drives the BUFGMUX's output signal, O, as described in Table 40. The switching from one clock to the other is glitch-less, and done in such a way that the output High and Low times are never shorter than the shortest

High or Low time of either input clock. The two clock inputs can be asynchronous with regard to each other, and the S input can change at any time, except for a short setup time prior to the rising edge of the presently selected clock (I0 or I1). This setup time is specified as TGSI in Table 101, page 136. Violating this setup time requirement possibly results in an undefined runt pulse output.

Table 40: BUFGMUX Select Mechanism

S Input	O Output
0	I0 Input
1	I1 Input

The BUFG clock buffer primitive drives a single clock signal onto the clock network and is essentially the same element as a BUFGMUX, just without the clock select mechanism. Similarly, the BUFGCE primitive creates an enabled clock buffer using the BUFGMUX select mechanism.

The I0 and I1 inputs to an BUFGMUX element originate from clock input pins, DCMs, or Double-Line interconnect, as shown in Figure 46. As shown in Figure 45, there are 24 BUFGMUX elements distributed around the four edges of the device. Clock signals from the four BUFGMUX elements at the top edge and the four at the bottom edge are truly global and connect to all clocking quadrants. The eight left-edge BUFGMUX elements only connect to the two clock quadrants in the left half of the device. Similarly, the eight right-edge BUFGMUX elements only connect to the right half of the device.

BUFGMUX elements are organized in pairs and share I0 and I1 connections with adjacent BUFGMUX elements from a common clock switch matrix as shown in Figure 46. For example, the input on I0 of one BUFGMUX is also a shared input to I1 of the adjacent BUFGMUX.

The clock switch matrix for the left- and right-edge BUFGMUX elements receive signals from any of the three following sources: an LHCLK or RHCLK pin as appropriate, a Double-Line interconnect, or a DCM in the XC3S1200E and XC3S1600E devices.

Configuration

For additional information on configuration, refer to UG332: *Spartan-3 Generation Configuration User Guide.*

Differences from Spartan-3 FPGAs

In general, Spartan-3E FPGA configuration modes are a superset to those available in Spartan-3 FPGAs. Two new modes added in Spartan-3E FPGAs provide a glueless configuration interface to industry-standard parallel NOR Flash and SPI serial Flash memories.

Configuration Process

The function of a Spartan-3E FPGA is defined by loading application-specific configuration data into the FPGA's internal, reprogrammable CMOS configuration latches (CCLs), similar to the way a microprocessor's function is defined by its application program. For FPGAs, this configuration process uses a subset of the device pins, some of which are dedicated to configuration; other pins are merely borrowed and returned to the application as general-purpose user I/Os after configuration completes.

Spartan-3E FPGAs offer several configuration options to minimize the impact of configuration on the overall system design. In some configuration modes, the FPGA generates a clock and loads itself from an external memory source, either serially or via a byte-wide data path. Alternatively, an external host such as a microprocessor downloads the FPGA's configuration data using a simple synchronous serial interface or via a byte-wide peripheral-style interface. Furthermore, multiple-FPGA designs share a single configuration memory source, creating a structure called a daisy chain.

Three FPGA pins—M2, M1, and M0—select the desired configuration mode. The mode pin settings appear in Table 44. The mode pin values are sampled during the start of configuration when the FPGA's INIT_B output goes High. After the FPGA completes configuration, the mode pins are available as user I/Os.

	Master Serial	SPI	BPI	Slave Parallel	Slave Serial	JTAG
M[2:0] mode pin settings	<0:0:0>	<0:0:1>	<0:1:0>=Up <0:1:1>=Down	<1:1:0>	<1:1:1>	<1:0:1>
Data width	Serial	Serial	Byte-wide	Byte-wide	Serial	Serial
Configuration memory source	Xilinx <u>Platform</u> <u>Flash</u>	Industry-standard SPI serial Flash	Industry-standard parallel NOR Flash or Xilinx parallel <u>Platform</u> <u>Flash</u>	Any source via microcontroller, CPU, Xilinx parallel <u>Platform</u> <u>Flash</u> , etc.	Any source via microcontroller, CPU, Xilinx <u>Platform Flash,</u> etc.	Any source via microcontroller, CPU, <u>System</u> <u>ACE™ CF</u> , etc.
Clock source	Internal oscillator	Internal oscillator	Internal oscillator	External clock on CCLK pin	External clock on CCLK pin	External clock on TCK pin
Total I/O pins borrowed during configuration	8	13	46	21	8	0
Configuration mode for downstream daisy- chained FPGAs	Slave Serial	Slave Serial	Slave Parallel	Slave Parallel or Memory Mapped	Slave Serial	JTAG
Stand-alone FPGA applications (no external download host)	1	1	1	Possible using XCFxxP Platform Flash, which optionally generates CCLK	Possible using XCFxxP Platform Flash, which optionally generates CCLK	
Uses low-cost, industry-standard Flash		1	1			
Supports optional MultiBoot, multi-configuration mode			1			

P Similarly, the FPGA's HSWAP pin must be Low to enable pull-up resistors on all user-I/O pins during configuration or High to disable the pull-up resistors. The HSWAP control must remain at a constant logic level throughout FPGA configuration. After configuration, when the FPGA's DONE output goes High, the HSWAP pin is

available as full-featured user-I/O pin and is powered by the VCCO_0 supply.

The FPGA's DOUT pin is used in daisy-chain applications, described later. In a single-FPGA application, the FPGA's DOUT pin is not used but is actively driving during the configuration process.

Pin Name	FPGA Direction	Description	During Configuration	After Configuration
HSWAP P	Input	User I/O Pull-Up Control . When Low during configuration, enables pull-up resistors in all I/O pins to respective I/O bank V _{CCO} input. 0: Pull-ups during configuration 1: No pull-ups	Drive at valid logic level throughout configuration.	User I/O
M[2:0]	Input	Mode Select . Selects the FPGA configuration mode. See Design Considerations for the HSWAP, M[2:0], and VS[2:0] Pins.	M2 = 0, M1 = 0, M0 = 0. Sampled when INIT_B goes High.	User I/O
DIN	Input	Serial Data Input.	Receives serial data from PROM's D0 output.	User I/O
CCLK	Output	Configuration Clock . Generated by FPGA internal oscillator. Frequency controlled by <i>ConfigRate</i> bitstream generator option. If CCLK PCB trace is long or has multiple connections, terminate this output to maintain signal integrity. See CCLK Design Considerations.	Drives PROM's CLK clock input.	User I/O
DOUT	Output	Serial Data Output.	Actively drives. Not used in single-FPGA designs. In a daisy-chain configuration, this pin connects to DIN input of the next FPGA in the chain.	User I/O
INIT_B	Open-drain bidirectional I/O	Initialization Indicator . Active Low. Goes Low at start of configuration during Initialization memory clearing process. Released at end of memory clearing, when mode select pins are sampled. Requires external 4.7 k Ω pull-up resistor to VCCO_2.	Connects to PROM's OE/RESET input. FPGA clears PROM's address counter at start of configuration, enables outputs during configuration. PROM also holds FPGA in Initialization state until PROM reaches Power-On Reset (POR) state. If CRC error detected during configuration, FPGA drives INIT_B Low.	User I/O. If unused in the application, drive INIT_B High.
DONE	Open-drain bidirectional I/O	FPGA Configuration Done . Low during configuration. Goes High when FPGA successfully completes configuration. Requires external 330 Ω pull-up resistor to 2.5V.	Connects to PROM's chip-enable (CE) input. Enables PROM during configuration. Disables PROM after configuration.	Pulled High via external pull-up. When High, indicates that the FPGA successfully configured.
PROG_B	Input	Program FPGA . Active Low. When asserted Low for 500 ns or longer, forces the FPGA to restart its configuration process by clearing configuration memory and resetting the DONE and INIT_B pins once PROG_B returns High. Recommend external 4.7 k Ω pull-up resistor to 2.5V. Internal pull-up value may be weaker (see Table 78). If driving externally with a 3.3V output, use an open-drain or open-collector driver or use a current limiting series resistor.	Must be High during configuration to allow configuration to start. Connects to PROM's CF pin, allowing JTAG PROM programming algorithm to reprogram the FPGA.	Drive PROG_B Low and release to reprogram FPGA.

Table 50: Serial Master Mode Connections

W Table 54 shows the connections between the SPI Flash PROM and the FPGA's SPI configuration interface. Each SPI Flash PROM vendor uses slightly different signal naming. The SPI Flash PROM's write protect and hold

controls are not used by the FPGA during configuration. However, the $\overline{\text{HOLD}}$ pin must be High during the configuration process. The PROM's write protect input must be High in order to write or program the Flash memory.

Table 54: Example SPI Flash PROM Connections and Pin Naming

SPI Flash Pin	FPGA Connection	STMicro	NexFlash	Silicon Storage Technology	Atmel DataFlash
DATA_IN	MOSI	D	DI	SI	SI
DATA_OUT	DIN	Q	DO	SO	SO
SELECT	CSO_B	S	CS	CE#	CS
CLOCK	CCLK	С	CLK	SCK	SCK
WR_PROTECT	Not required for FPGA configuration. Must be High to program SPI Flash. Optional connection to FPGA user I/O after configuration.	W	WP	WP#	WP
HOLD (see Figure 53)	Not required for FPGA configuration but must be High during configuration. Optional connection to FPGA user I/O after configuration. Not applicable to Atmel DataFlash.	HOLD	HOLD	HOLD#	N/A
RESET (see Figure 54)	Only applicable to Atmel DataFlash. Not required for FPGA configuration but must be High during configuration. Optional connection to FPGA user I/O after configuration. Do not connect to FPGA's PROG_B as this will prevent direct programming of the DataFlash.	N/A	N/A	N/A	RESET
RDY/BUSY (see Figure 54)	Only applicable to Atmel DataFlash and only available on certain packages. Not required for FPGA configuration. Output from DataFlash PROM. Optional connection to FPGA user I/O after configuration.	N/A	N/A	N/A	RDY/BUSY

The mode select pins, M[2:0], and the variant select pins, VS[2:0] are sampled when the FPGA's INIT_B output goes High and must be at defined logic levels during this time. After configuration, when the FPGA's DONE output goes High, these pins are all available as full-featured user-I/O pins.

P Similarly, the FPGA's HSWAP pin must be Low to enable pull-up resistors on all user-I/O pins or High to

disable the pull-up resistors. The HSWAP control must remain at a constant logic level throughout FPGA configuration. After configuration, when the FPGA's DONE output goes High, the HSWAP pin is available as full-featured user-I/O pin and is powered by the VCCO_0 supply.

In a single-FPGA application, the FPGA's DOUT pin is not used but is actively driving during the configuration process.

Table 55: Serial Peripheral Interface (SPI) Connections

Pin Name	FPGA Direction	Description	During Configuration	After Configuration
HSWAP P	Input	User I/O Pull-Up Control . When Low during configuration, enables pull-up resistors in all I/O pins to respective I/O bank V _{CCO} input. 0: Pull-ups during configuration 1: No pull-ups	Drive at valid logic level throughout configuration.	User I/O
M[2:0]	Input	Mode Select . Selects the FPGA configuration mode. See Design Considerations for the HSWAP, M[2:0], and VS[2:0] Pins.	M2 = 0, M1 = 0, M0 = 1. Sampled when INIT_B goes High.	User I/O

Also, in a multi-FPGA daisy-chain configuration of more than two devices, all intermediate FPGAs between the first and last devices must be Spartan-3E or Virtex-5 FPGAs. The last FPGA in the chain can be from any Xilinx FPGA family.

BPI Mode Interaction with Right and Bottom Edge Global Clock Inputs

Some of the BPI mode configuration pins are shared with global clock inputs along the right and bottom edges of the device (Bank 1 and Bank 2, respectively). These pins are not easily reclaimable for clock inputs after configuration, especially if the FPGA application access the parallel NOR Flash after configuration. Table 64 summarizes the shared pins.

Table 64: Shared BPI Configuration Mode and GlobalBuffer Input Pins

Device Edge	Global Buffer Input Pin	BPI Mode Configuration Pin
	GCLK0	RDWR_B
	GCLK2	D2
	GCLK3	D1
Bottom	GCLK12	D7
	GCLK13	D6
	GCLK14	D4
	GCLK15	D3
	RHCLK0	A10
	RHCLK1	A9
	RHCLK2	A8
Diabt	RHCLK3	A7
Right	RHCLK4	A6
	RHCLK5	A5
	RHCLK6	A4
	RHCLK7	A3

FPGA passes configuration data via its DOUT output pin to the next FPGA on the falling CCLK edge.

Table 66: Slave Serial Mode Connections

Pin Name	FPGA Direction	Description	During Configuration	After Configuration
HSWAP	Input	User I/O Pull-Up Control. When Low during configuration, enables pull-up resistors in all I/O pins to respective I/O bank V _{CCO} input. 0: Pull-up during configuration 1: No pull-ups	Drive at valid logic level throughout configuration.	User I/O
M[2:0]	Input	Mode Select. Selects the FPGA configuration mode. See Design Considerations for the HSWAP, M[2:0], and VS[2:0] Pins.	M2 = 1, M1 = 1, M0 = 1 Sampled when INIT_B goes High.	User I/O
DIN	Input	Data Input.	Serial data provided by host. FPGA captures data on rising CCLK edge.	User I/O
CCLK	Input	Configuration Clock . If CCLK PCB trace is long or has multiple connections, terminate this output to maintain signal integrity. See CCLK Design Considerations.	External clock.	User I/O
INIT_B	Open-drain bidirectional I/O	Initialization Indicator . Active Low. Goes Low at start of configuration during Initialization memory clearing process. Released at end of memory clearing, when mode select pins are sampled. In daisy-chain applications, this signal requires an external 4.7 kΩ pull-up resistor to VCCO_2.	Active during configuration. If CRC error detected during configuration, FPGA drives INIT_B Low.	User I/O. If unused in the application, drive INIT_B High.
DONE	Open-drain bidirectional I/O	FPGA Configuration Done . Low during configuration. Goes High when FPGA successfully completes configuration. Requires external 330Ω pull-up resistor to 2.5V.	Low indicates that the FPGA is not yet configured.	Pulled High via external pull-up. When High, indicates that the FPGA successfully configured.
PROG_B	Input	Program FPGA . Active Low. When asserted Low for 500 ns or longer, forces the FPGA to restart its configuration process by clearing configuration memory and resetting the DONE and INIT_B pins once PROG_B returns High. Recommend external 4.7 kΩ pull-up resistor to 2.5V. Internal pull-up value may be weaker (see Table 78). If driving externally with a 3.3V output, use an open-drain or open-collector driver or use a current limiting series resistor.	Must be High to allow configuration to start.	Drive PROG_B Low and release to reprogram FPGA.

Switching Characteristics

All Spartan-3E FPGAs ship in two speed grades: -4 and the higher performance -5. Switching characteristics in this document may be designated as Advance, Preliminary, or Production, as shown in Table 84. Each category is defined as follows:

<u>Advance</u>: These specifications are based on simulations only and are typically available soon after establishing FPGA specifications. Although speed grades with this designation are considered relatively stable and conservative, some under-reporting might still occur.

Preliminary: These specifications are based on complete early silicon characterization. Devices and speed grades with this designation are intended to give a better indication of the expected performance of production silicon. The probability of under-reporting preliminary delays is greatly reduced compared to Advance data.

Production: These specifications are approved once enough production silicon of a particular device family member has been characterized to provide full correlation between speed files and devices over numerous production lots. There is no under-reporting of delays, and customers receive formal notification of any subsequent changes. Typically, the slowest speed grades transition to Production before faster speed grades.

Software Version Requirements

Production-quality systems must use FPGA designs compiled using a speed file designated as PRODUCTION status. FPGAs designs using a less mature speed file designation should only be used during system prototyping or pre-production qualification. FPGA designs with speed files designated as Advance or Preliminary should not be used in a production-quality system.

Whenever a speed file designation changes, as a device matures toward Production status, rerun the latest Xilinx ISE software on the FPGA design to ensure that the FPGA design incorporates the latest timing information and software updates.

All parameter limits are representative of worst-case supply voltage and junction temperature conditions. **Unless** otherwise noted, the published parameter values apply to all Spartan-3E devices. AC and DC characteristics are specified using the same numbers for both commercial and industrial grades.

Create a Xilinx user account and sign up to receive automatic e-mail notification whenever this data sheet or the associated user guides are updated.

Sign Up for Alerts on Xilinx.com https://secure.xilinx.com/webreg/register.do

?group=myprofile&languageID=1

Timing parameters and their representative values are selected for inclusion below either because they are important as general design requirements or they indicate fundamental device performance characteristics. The Spartan-3E speed files (v1.27), part of the Xilinx Development Software, are the original source for many but not all of the values. The speed grade designations for these files are shown in Table 84. For more complete, more precise, and worst-case data, use the values reported by the Xilinx static timing analyzer (TRACE in the Xilinx development software) and back-annotated to the simulation netlist.

Device	Advance	Preliminary	Production
XC3S100E			-MIN, -4, -5
XC3S250E			-MIN, -4, -5
XC3S500E			-MIN, -4, -5
XC3S1200E			-MIN, -4, -5
XC3S1600E			-MIN, -4, -5
		•	

Table 84: Spartan-3E v1.27 Speed Grade Designations

Table 85 provides the history of the Spartan-3E speed filessince all devices reached Production status.

Table	85:	Spartan-3E	Speed File	Version	History
-------	-----	------------	------------	---------	---------

Version	ISE Release	Description
1.27	9.2.03i	Added XA Automotive.
1.26	8.2.02i	Added -0/-MIN speed grade, which includes minimum values.
1.25	8.2.01i	Added XA Automotive devices to speed file. Improved model for left and right DCMs.
1.23	8.2i	Updated input setup/hold values based on default IFD_DELAY_VALUE settings.
1.21	8.1.03i	All Spartan-3E FPGAs and all speed grades elevated to Production status.

Table 88: Setup and Hold Times for the IOB Input Path

	Description	Conditions	IFD	Device	Speed Grade		
Symbol			DELAY_		-5	-4	Units
			VALUE=		Min	Min	_
Setup Tim	es						
T _{IOPICK}	Time from the setup of data at the Input pin to the active transition at the ICLK input of the Input Flip-Flop (IFF). No Input Delay is programmed.	LVCMOS25 ⁽²⁾ , IFD_DELAY_VALUE = 0	0	All	1.84	2.12	ns
T _{IOPICKD}	Time from the setup of data at	LVCMOS25 ⁽²⁾ , IFD_DELAY_VALUE = default software setting	2	XC3S100E	6.12	7.01	ns
	the Input pin to the active transition at the IFF's ICLK input. The Input Delay is programmed.		3	All Others	6.76	7.72	
Hold Time	S						
T _{IOICKP}	Time from the active transition at the IFF's ICLK input to the point where data must be held at the Input pin. No Input Delay is programmed.	LVCMOS25 ⁽³⁾ , IFD_DELAY_VALUE = 0	0	All	-0.76	-0.76	ns
T _{IOICKPD}	Time from the active transition at	LVCMOS25 ⁽³⁾ ,	2	XC3S100E	-3.93	-3.93	ns
	the IFF's ICLK input to the point where data must be held at the Input pin. The Input Delay is programmed.	t the default software setting	3	All Others	-3.50	-3.50	
Set/Reset	Pulse Width					•	•
T _{RPW_IOB}	Minimum pulse width to SR control input on IOB			All	1.57	1.80	ns

Notes:

- 1. The numbers in this table are tested using the methodology presented in Table 95 and are based on the operating conditions set forth in Table 77 and Table 80.
- 2. This setup time requires adjustment whenever a signal standard other than LVCMOS25 is assigned to the data Input. If this is true, add the appropriate Input adjustment from Table 91.
- These hold times require adjustment whenever a signal standard other than LVCMOS25 is assigned to the data Input. If this is true, subtract
 the appropriate Input adjustment from Table 91. When the hold time is negative, it is possible to change the data before the clock's active
 edge.

Table	89:	Sample	Window	(Source S	ynchronous)
-------	-----	--------	--------	-----------	-------------

Symbol	Description	Мах	Units
T _{SAMP}	Setup and hold capture window of an IOB input flip-flop	 The input capture sample window value is highly specific to a particular application, device, package, I/O standard, I/O placement, DCM usage, and clock buffer. Please consult the appropriate Xilinx application note for application-specific values. XAPP485: 1:7 Deserialization in Spartan-3E FPGAs at Speeds Up to 666 Mbps 	ps

Table 92: Timing for the IOB Output Path

				Speed Grade		
Symbol	Description	Conditions	Device	-5	-4	Units
				Min	Min	
Clock-to-Outpu	it Times					
T _{IOCKP}	When reading from the Output Flip-Flop (OFF), the time from the active transition at the OCLK input to data appearing at the Output pin	LVCMOS25 ⁽²⁾ , 12 mA output drive, Fast slew rate	All	2.18	2.50	ns
Propagation Ti	mes					
T _{IOOP}	The time it takes for data to travel from the IOB's O input to the Output pin	LVCMOS25 ⁽²⁾ , 12 mA output drive,	All	2.24	2.58	ns
T _{IOOLP}	The time it takes for data to travel from the O input through the OFF latch to the Output pin	Fast slew rate		2.32	2.67	ns
Set/Reset Time	S		-			
T _{IOSRP}	Time from asserting the OFF's SR input to setting/resetting data at the Output pin	LVCMOS25 ⁽²⁾ , 12 mA output drive,	All	3.27	3.76	ns
T _{IOGSRQ}	Time from asserting the Global Set Reset (GSR) input on the STARTUP_SPARTAN3E primitive to setting/resetting data at the Output pin	Fast slew rate		8.40	9.65	ns

Notes:

1. The numbers in this table are tested using the methodology presented in Table 95 and are based on the operating conditions set forth in Table 77 and Table 80.

2. This time requires adjustment whenever a signal standard other than LVCMOS25 with 12 mA drive and Fast slew rate is assigned to the data Output. When this is true, *add* the appropriate Output adjustment from Table 94.

3. For minimum delays use the values reported by the Timing Analyzer.

Simultaneously Switching Output Guidelines

This section provides guidelines for the recommended maximum allowable number of Simultaneous Switching Outputs (SSOs). These guidelines describe the maximum number of user I/O pins of a given output signal standard that should simultaneously switch in the same direction, while maintaining a safe level of switching noise. Meeting these guidelines for the stated test conditions ensures that the FPGA operates free from the adverse effects of ground and power bounce.

Ground or power bounce occurs when a large number of outputs simultaneously switch in the same direction. The output drive transistors all conduct current to a common voltage rail. Low-to-High transitions conduct to the V_{CCO} rail; High-to-Low transitions conduct to the GND rail. The resulting cumulative current transient induces a voltage difference across the inductance that exists between the die pad and the power supply or ground return. The inductance is associated with bonding wires, the package lead frame, and any other signal routing inside the package. Other variables contribute to SSO noise levels, including stray inductance on the PCB as well as capacitive loading at receivers. Any SSO-induced voltage consequently affects internal switching noise margins and ultimately signal quality.

Table 96 and Table 97 provide the essential SSO guidelines. For each device/package combination, Table 96 provides the number of equivalent V_{CCO} /GND pairs. The

equivalent number of pairs is based on characterization and might not match the physical number of pairs. For each output signal standard and drive strength, Table 97 recommends the maximum number of SSOs, switching in the same direction, allowed per V_{CCO} /GND pair within an I/O bank. The guidelines in Table 97 are categorized by package style. Multiply the appropriate numbers from Table 96 and Table 97 to calculate the maximum number of SSOs allowed within an I/O bank. Exceeding these SSO guidelines might result in increased power or ground bounce, degraded signal integrity, or increased system jitter.

SSO_{MAX}/IO Bank = Table 96 x Table 97

The recommended maximum SSO values assumes that the FPGA is soldered on the printed circuit board and that the board uses sound design practices. The SSO values do not apply for FPGAs mounted in sockets, due to the lead inductance introduced by the socket.

The number of SSOs allowed for quad-flat packages (VQ, TQ, PQ) is lower than for ball grid array packages (FG) due to the larger lead inductance of the quad-flat packages. The results for chip-scale packaging (CP132) are better than quad-flat packaging but not as high as for ball grid array packaging. Ball grid array packages are recommended for applications with a large number of simultaneously switching outputs.

Device		Package Style (including Pb-free)									
Device	VQ100	CP132	TQ144	PQ208	FT256	FG320	FG400	FG484			
XC3S100E	2	2	2	-	-	-	-	-			
XC3S250E	2	2	2	3	4	-	-	-			
XC3S500E	2	2	-	3	4	5	-	-			
XC3S1200E	-	-	-	-	4	5	6	-			
XC3S1600E	-	-	-	-	-	5	6	7			

 Table 96: Equivalent V_{CCO}/GND Pairs per Bank

Table 99: CLB Distributed RAM Switching Characteristics

Symbol	Description		-5		-4	
Symbol			Max	Min	Max	Units
Clock-to-Outpu	t Times					
Т _{SHCKO}	Time from the active edge at the CLK input to data appearing on the distributed RAM output	-	2.05	-	2.35	ns
Setup Times						
T _{DS}	Setup time of data at the BX or BY input before the active transition at the CLK input of the distributed RAM		-	0.46	-	ns
T _{AS}	Setup time of the F/G address inputs before the active transition at the CLK input of the distributed RAM		-	0.52	-	ns
T _{WS}	Setup time of the write enable input before the active transition at the CLK input of the distributed RAM	0.34	-	0.40	-	ns
Hold Times						
T _{DH}	Hold time of the BX, BY data inputs after the active transition at the CLK input of the distributed RAM		-	0.15	-	ns
$T_{AH,} T_{WH}$	Hold time of the F/G address inputs or the write enable input after the active transition at the CLK input of the distributed RAM		-	0	-	ns
Clock Pulse Wi	dth					
T _{WPH} , T _{WPL}	Minimum High or Low pulse width at CLK input	0.88	-	1.01	-	ns

Table 100: CLB Shift Register Switching Characteristics

Symbol	Description		-5		-4	
Symbol			Max	Min	Max	Units
Clock-to-Output	Times					
T _{REG}	Time from the active edge at the CLK input to data appearing on the shift register output		3.62	-	4.16	ns
Setup Times				I		I
T _{SRLDS}	Setup time of data at the BX or BY input before the active transition at the CLK input of the shift register	0.41	-	0.46	-	ns
Hold Times						L
T _{SRLDH}	Hold time of the BX or BY data input after the active transition at the CLK input of the shift register	0.14	-	0.16	-	ns
Clock Pulse Wie	dth					
T _{WPH} , T _{WPL}	Minimum High or Low pulse width at CLK input	0.88	-	1.01	-	ns

Clock Buffer/Multiplexer Switching Characteristics

Table 101: Clock Distribution Switching Characteristics

Description		Maximum			
		Speed	Units		
		-5	-4		
Global clock buffer (BUFG, BUFGMUX, BUFGCE) I input to O-output delay	T _{GIO}	1.46	1.46	ns	
Global clock multiplexer (BUFGMUX) select S-input setup to I0 and I1 inputs. Same as BUFGCE enable CE-input	T _{GSI}	0.55	0.63	ns	
Frequency of signals distributed on global buffers (all sides)	F _{BUFG}	333	311	MHz	

Configuration Clock (CCLK) Characteristics

Table 112: Master Mode CCLK Output Period by ConfigRate Option Setting

Symbol	Description	<i>ConfigRate</i> Setting	Temperature Range	Minimum	Maximum	Units
T _{CCLK1}	CCLK clock period by ConfigRate setting	1 (power-on value and	Commercial	570	1,250	ns
CCLK1	Comgnate setting	default value)	Industrial	485	1,230	ns
Т _{ССLКЗ}	_	3	Commercial	285	625	ns
			Industrial	242	025	ns
-	-	6	Commercial	142	- 313	ns
T _{CCLK6}			Industrial	121		ns
т		12	Commercial	71.2	- 157	ns
T _{CCLK12}		12	Industrial	60.6		ns
Τ		25	Commercial	35.5	- 78.2	ns
T _{CCLK25}		25	Industrial	30.3		ns
T _{CCLK50}		50	Commercial	17.8	39.1	ns
		50	Industrial	15.1		ns

Notes:

1. Set the ConfigRate option value when generating a configuration bitstream. See Bitstream Generator (BitGen) Options in Module 2.

Symbol	Description	<i>ConfigRate</i> Setting	Temperature Range	Minimum	Maximum	Units
F _{CCLK1}	Equivalent CCLK clock frequency by <i>ConfigRate</i> setting	1 (power-on value and	Commercial	0.8	1.8	MHz
' CCLK1	by comgnate setting	default value)	Industrial	0.0	2.1	MHz
E		3	Commercial	1.6	3.6	MHz
F _{CCLK3}		3	Industrial	1.0	4.2	MHz
Family		6	Commercial	- 3.2 - 6.4	7.1	MHz
F _{CCLK6}			Industrial		8.3	MHz
F			Commercial		14.1	MHz
F _{CCLK12}			Industrial		16.5	MHz
E		25	Commercial	12.8	28.1	MHz
F _{CCLK25}		25	Industrial	12.0	33.0	MHz
Familia		50	Commercial	25.6	56.2	MHz
F _{CCLK50}		50	Industrial	20.0	66.0	MHz

Table 114: Master Mode CCLK Output Minimum Low and High Time

Symbol	Description			Units					
Symbol	Description	1	3	6	12	25	50	Units	
T _{MCCL,}	Master mode CCLK minimum	Commercial	276	138	69	34.5	17.1	8.5	ns
MCCH	Low and High time	Industrial	235	117	58	29.3	14.5	7.3	ns

Table 115: Slave Mode CCLK Input Low and High Time

Symbol	Description	Min	Мах	Units
T _{SCCL,} T _{SCCH}	CCLK Low and High time	5	8	ns

Table 133: CP132 Package Pinout (Cont'd)

Bank	XC3S100E Pin Name	XC3S250E XC3S500E Pin Name	CP132 Ball	Туре
0	VCCO_0	VCCO_0	B10	VCCO
1	IO/A0	IO/A0	F12	DUAL
1	IO/VREF_1	IO/VREF_1	K13	VREF
1	IO_L01N_1/A15	IO_L01N_1/A15	N14	DUAL
1	IO_L01P_1/A16	IO_L01P_1/A16	N13	DUAL
1	IO_L02N_1/A13	IO_L02N_1/A13	M13	DUAL
1	IO_L02P_1/A14	IO_L02P_1/A14	M12	DUAL
1	IO_L03N_1/A11	IO_L03N_1/A11	L14	DUAL
1	IO_L03P_1/A12	IO_L03P_1/A12	L13	DUAL
1	IO_L04N_1/A9/RHCLK1	IO_L04N_1/A9/RHCLK1	J12	RHCLK/DUAL
1	IO_L04P_1/A10/RHCLK0	IO_L04P_1/A10/RHCLK0	K14	RHCLK/DUAL
1	IO_L05N_1/A7/RHCLK3/TRDY1	IO_L05N_1/A7/RHCLK3/TRDY1	J14	RHCLK/DUAL
1	IO_L05P_1/A8/RHCLK2	IO_L05P_1/A8/RHCLK2	J13	RHCLK/DUAL
1	IO_L06N_1/A5/RHCLK5	IO_L06N_1/A5/RHCLK5	H12	RHCLK/DUAL
1	IO_L06P_1/A6/RHCLK4/IRDY1	IO_L06P_1/A6/RHCLK4/IRDY1	H13	RHCLK/DUAL
1	IO_L07N_1/A3/RHCLK7	IO_L07N_1/A3/RHCLK7	G13	RHCLK/DUAL
1	IO_L07P_1/A4/RHCLK6	IO_L07P_1/A4/RHCLK6	G14	RHCLK/DUAL
1	IO_L08N_1/A1	IO_L08N_1/A1	F13	DUAL
1	IO_L08P_1/A2	IO_L08P_1/A2	F14	DUAL
1	IO_L09N_1/LDC0	IO_L09N_1/LDC0	D12	DUAL
1	IO_L09P_1/HDC	IO_L09P_1/HDC	D13	DUAL
1	IO_L10N_1/LDC2	IO_L10N_1/LDC2	C13	DUAL
1	IO_L10P_1/LDC1	IO_L10P_1/LDC1	C14	DUAL
1	IP/VREF_1	IP/VREF_1	G12	VREF
1	VCCO_1	VCCO_1	E13	VCCO
1	VCCO_1	VCCO_1	M14	VCCO
2	IO/D5	IO/D5	P4	DUAL
2	IO/M1	IO/M1	N7	DUAL
2	IP/VREF_2	IO/VREF_2	P11	100E: VREF(INPUT) Others: VREF(I/O)
2	IO_L01N_2/INIT_B	IO_L01N_2/INIT_B	N1	DUAL
2	IO_L01P_2/CSO_B	IO_L01P_2/CSO_B	M2	DUAL
2	IO_L02N_2/MOSI/CSI_B	IO_L02N_2/MOSI/CSI_B	N2	DUAL
2	IO_L02P_2/DOUT/BUSY	IO_L02P_2/DOUT/BUSY	P1	DUAL
2	IO_L03N_2/D6/GCLK13	IO_L03N_2/D6/GCLK13	N4	DUAL/GCLK
2	IO_L03P_2/D7/GCLK12	IO_L03P_2/D7/GCLK12	M4	DUAL/GCLK
2	IO_L04N_2/D3/GCLK15	IO_L04N_2/D3/GCLK15	N5	DUAL/GCLK
2	IO_L04P_2/D4/GCLK14	IO_L04P_2/D4/GCLK14	M5	DUAL/GCLK
2	IO_L06N_2/D1/GCLK3	IO_L06N_2/D1/GCLK3	P7	DUAL/GCLK
2	IO_L06P_2/D2/GCLK2	IO_L06P_2/D2/GCLK2	P6	DUAL/GCLK
2	IO_L07N_2/DIN/D0	IO_L07N_2/DIN/D0	N8	DUAL
2	 IO_L07P_2/M0	 IO_L07P_2/M0	P8	DUAL
2	N.C. (�)	IO_L08N_2/A22	M9	100E: N.C. Others: DUAL

www.xilinx.com

Table 133: CP132 Package Pinout (Cont'd)

Bank	XC3S100E Pin Name	XC3S250E XC3S500E Pin Name	CP132 Ball	Туре
GND	GND	GND	C10	GND
GND	GND	GND	E3	GND
GND	GND	GND	E14	GND
GND	GND	GND	G2	GND
GND	GND	GND	H14	GND
GND	GND	GND	J1	GND
GND	GND	GND	K12	GND
GND	GND	GND	M3	GND
GND	GND	GND	M7	GND
GND	GND	GND	P5	GND
GND	N.C. (GND)	GND	P10	GND
GND	GND	GND	P14	GND
VCCAUX	DONE	DONE	P13	CONFIG
VCCAUX	PROG_B	PROG_B	A1	CONFIG
VCCAUX	тск	ТСК	B13	JTAG
VCCAUX	TDI	TDI	A2	JTAG
VCCAUX	TDO	TDO	A14	JTAG
VCCAUX	TMS	TMS	B14	JTAG
VCCAUX	VCCAUX	VCCAUX	A5	VCCAUX
VCCAUX	VCCAUX	VCCAUX	E12	VCCAUX
VCCAUX	VCCAUX	VCCAUX	K1	VCCAUX
VCCAUX	VCCAUX	VCCAUX	P9	VCCAUX
VCCINT	VCCINT	VCCINT	A11	VCCINT
VCCINT	VCCINT	VCCINT	D3	VCCINT
VCCINT	N.C. (VCCINT)	VCCINT	D14	VCCINT
VCCINT	N.C. (VCCINT)	VCCINT	K2	VCCINT
VCCINT	VCCINT	VCCINT	L12	VCCINT
VCCINT	VCCINT	VCCINT	P2	VCCINT

Table 143: FT256 Package Pinout (Cont'd)


Bank	XC3S250E Pin Name	XC3S500E Pin Name	XC3S1200E Pin Name	FT256 Ball	Туре
1	N.C. (�)	IO_L05P_1 IO_L05P_1		L12	250E: N.C. 500E: I/O 1200E: I/O
1	IO_L06N_1	IO_L06N_1	IO_L06N_1	L15	I/O
1	IO_L06P_1	IO_L06P_1	IO_L06P_1	L14	I/O
1	IO_L07N_1/A11	IO_L07N_1/A11	IO_L07N_1/A11	K12	DUAL
1	IO_L07P_1/A12	IO_L07P_1/A12	IO_L07P_1/A12	K13	DUAL
1	IO_L08N_1/VREF_1	IO_L08N_1/VREF_1	IO_L08N_1/VREF_1	K14	VREF
1	IO_L08P_1	IO_L08P_1	IO_L08P_1	K15	I/O
1	IO_L09N_1/A9/RHCLK1	IO_L09N_1/A9/RHCLK1	IO_L09N_1/A9/RHCLK1	J16	RHCLK/DUAL
1	IO_L09P_1/A10/RHCLK0	IO_L09P_1/A10/RHCLK0	IO_L09P_1/A10/RHCLK0	K16	RHCLK/DUAL
1	IO_L10N_1/A7/RHCLK3/ TRDY1	IO_L10N_1/A7/RHCLK3/ TRDY1	IO_L10N_1/A7/RHCLK3/ TRDY1	J13	RHCLK/DUAL
1	IO_L10P_1/A8/RHCLK2	IO_L10P_1/A8/RHCLK2	IO_L10P_1/A8/RHCLK2	J14	RHCLK/DUAL
1	IO_L11N_1/A5/RHCLK5	IO_L11N_1/A5/RHCLK5	IO_L11N_1/A5/RHCLK5	H14	RHCLK/DUAL
1	IO_L11P_1/A6/RHCLK4/ IRDY1	IO_L11P_1/A6/RHCLK4/ IRDY1	IO_L11P_1/A6/RHCLK4/ IRDY1	H15	RHCLK/DUAL
1	IO_L12N_1/A3/RHCLK7	IO_L12N_1/A3/RHCLK7	IO_L12N_1/A3/RHCLK7	H11	RHCLK/DUAL
1	IO_L12P_1/A4/RHCLK6	IO_L12P_1/A4/RHCLK6	IO_L12P_1/A4/RHCLK6	H12	RHCLK/DUAL
1	IO_L13N_1/A1	IO_L13N_1/A1	IO_L13N_1/A1	G16	DUAL
1	IO_L13P_1/A2	IO_L13P_1/A2	IO_L13P_1/A2	G15	DUAL
1	IO_L14N_1/A0	IO_L14N_1/A0	IO_L14N_1/A0	G14	DUAL
1	IO_L14P_1	IO_L14P_1	IO_L14P_1	G13	I/O
1	IO_L15N_1	IO_L15N_1	IO_L15N_1	F15	I/O
1	IO_L15P_1	IO_L15P_1	IO_L15P_1	F14	I/O
1	IO_L16N_1	IO_L16N_1	IO_L16N_1	F12	I/O
1	IO_L16P_1	IO_L16P_1	IO_L16P_1	F13	I/O
1	N.C. (�)	IO_L17N_1	IO_L17N_1	E16	250E: N.C. 500E: I/O 1200E: I/O
1	N.C. (�).	IO_L17P_1	IO_L17P_1	E13	250E: N.C. 500E: I/O 1200E: I/O
1	IO_L18N_1/LDC0	IO_L18N_1/LDC0	IO_L18N_1/LDC0	D14	DUAL
1	IO_L18P_1/HDC	IO_L18P_1/HDC	IO_L18P_1/HDC	D15	DUAL
1	IO_L19N_1/LDC2	IO_L19N_1/LDC2	IO_L19N_1/LDC2	C15	DUAL
1	IO_L19P_1/LDC1	IO_L19P_1/LDC1	IO_L19P_1/LDC1	C16	DUAL
1	IP	IP	IP	B16	INPUT
1	IP	IP	IP	E14	INPUT
1	IP	IP	IP	G12	INPUT
1	IP	IP	IP	H16	INPUT
1	IP	IP	IP	J11	INPUT
1	IP	IP	IP	J12	INPUT
1	IP	IP	IP	M13	INPUT

www.xilinx.com

Table 143: FT256 Package Pinout (Cont'd)

Bank	XC3S250E Pin Name	XC3S500E Pin Name	XC3S1200E Pin Name	FT256 Ball	Туре
3	IO_L06P_3	IO_L06P_3	IO_L06P_3	G5	I/O
3	IO_L07N_3	IO_L07N_3	IO_L07N_3	G2	I/O
3	IO_L07P_3	IO_L07P_3 IO_L07P_3		G3	I/O
3	IO_L08N_3/LHCLK1	IO_L08N_3/LHCLK1	IO_L08N_3/LHCLK1	H6	LHCLK
3	IO_L08P_3/LHCLK0	IO_L08P_3/LHCLK0	IO_L08P_3/LHCLK0	H5	LHCLK
3	IO_L09N_3/LHCLK3/ IRDY2	IO_L09N_3/LHCLK3/ IRDY2	IO_L09N_3/LHCLK3/ IRDY2	H4	LHCLK
3	IO_L09P_3/LHCLK2	IO_L09P_3/LHCLK2	IO_L09P_3/LHCLK2	H3	LHCLK
3	IO_L10N_3/LHCLK5	IO_L10N_3/LHCLK5	IO_L10N_3/LHCLK5	J3	LHCLK
3	IO_L10P_3/LHCLK4/ TRDY2	IO_L10P_3/LHCLK4/ TRDY2	IO_L10P_3/LHCLK4/ TRDY2	J2	LHCLK
3	IO_L11N_3/LHCLK7	IO_L11N_3/LHCLK7	IO_L11N_3/LHCLK7	J4	LHCLK
3	IO_L11P_3/LHCLK6	IO_L11P_3/LHCLK6	IO_L11P_3/LHCLK6	J5	LHCLK
3	IO_L12N_3	IO_L12N_3	IO_L12N_3	K1	I/O
3	IO_L12P_3	IO_L12P_3	IO_L12P_3	J1	I/O
3	IO_L13N_3	IO_L13N_3	IO_L13N_3	K3	I/O
3	IO_L13P_3	IO_L13P_3	IO_L13P_3	K2	I/O
3	N.C. (�)	IO_L14N_3/VREF_3	IO_L14N_3/VREF_3	L2	250E: N.C. 500E: VREF 1200E: VREF
3	N.C. (�)	IO_L14P_3	IO_L14P_3	L3	250E: N.C. 500E: I/O 1200E: I/O
3	IO_L15N_3	IO_L15N_3	IO_L15N_3	L5	I/O
3	IO_L15P_3	IO_L15P_3	IO_L15P_3	K5	I/O
3	IO_L16N_3	IO_L16N_3	IO_L16N_3	N1	I/O
3	IO_L16P_3	IO_L16P_3	IO_L16P_3	M1	I/O
3	N.C. (�)	IO_L17N_3	IO_L17N_3	L4	250E: N.C. 500E: I/O 1200E: I/O
3	N.C. (�)	IO_L17P_3	IO_L17P_3	M4	250E: N.C. 500E: I/O 1200E: I/O
3	IO_L18N_3	IO_L18N_3	IO_L18N_3	P1	I/O
3	IO_L18P_3	IO_L18P_3	IO_L18P_3	P2	I/O
3	IO_L19N_3	IO_L19N_3	IO_L19N_3	R1	I/O
3	IO_L19P_3	IO_L19P_3	IO_L19P_3	R2	I/O
3	IP	IP	IP	D2	INPUT
3	IP	IP	IP	F2	INPUT
3	IO IO		IP	F5	250E: I/O 500E: I/O 1200E: INPUT
3	IP	IP	IP	H1	INPUT
3	IP	IP	IP	J6	INPUT
3	IP	IP	IP	K4	INPUT
3	IP	IP	IP	М3	INPUT

FG484 Footprint



			Bank 0									
	1	1	2	3	4	5	6	7	8	9	10	11
	A	GND	INPUT L37P_0	INPUT L37N_0	I/O L35N_0	I/O L35P_0	I/O L33N_0	I/O L33P_0	I/O L30P_0	I/O L24N_0	I/O L24P_0	GND
	в	PROG_B	TDI	I/O L39P_0	I/O L39N_0	VCCO_0	1/0	GND	I/O L30N_0	I/O L28P_0	VCCO_0	I/O L21N_0 GCLK11
	с	I/O L01N_3	I/O L01P_3	GND	I/O L40P_0	1/0	INPUT L34P_0	INPUT L34N_0	INPUT L31N_0	I/O L28N_0	I/O L25P_0	I/O L21P_0 GCLK10
	D	I/O L04P_3	I/O L02N_3 VREF_3	I/O L02P_3	I/O L40N_0 HSWAP	I/O L38P_0	I/O L38N_0 VREF_0	I/O L36P_0	INPUT L31P_0	I/O L29P_0	I/O L25N_0 VREF_0	I/O L22N_0
	E	I/O L04N_3	VCCO_3	I/O L03N_3	I/O L03P_3	VCCAUX	INPUT	I/O L36N_0	VCCO_0	I/O L29N_0	GND	I/O L22P_0
	F	I/O L07N_3	INPUT	I/O L05P_3	I/O L05N_3	INPUT	GND	I/O L32N_0 VREF_0	I/O L32P_0	I/O	INPUT L23N_0	INPUT L23P_0
	G	I/O L07P_3	GND	INPUT	I/O L06P_3	I/O L06N_3	I/O L08N_3 VREF_3	I/O L08P_3	I/O	INPUT L26N_0	INPUT L26P_0	VCCO_0
	н	I/O L11N_3	I/O L10N_3	I/O L10P_3	I/O L09N_3	I/O L09P_3	VCCO_3	INPUT	I/O L27N_0	I/O L27P_0	I/O	INPUT L20N_0 GCLK9
	J	I/O L11P_3	VCCO_3	I/O L13N_3 VREF_3	GND	I/O L12P_3	I/O L12N_3	INPUT	I/O L14N_3	GND	VCCINT	I/O
	к	I/O L16N_3	INPUT	I/O L13P_3	I/O L15N_3	I/O L15P_3	INPUT	I/O L17P_3	I/O L14P_3	VCCINT	GND	VCCINT
Bank 3	L	I/O L16P_3	GND	INPUT VREF_3	VCCAUX	I/O L18N_3 LHCLK1	GND	I/O L17N_3	I/O L19P_3 LHCLK2	GND	VCCINT	VCCINT
Bar	м	I/O L20P_3 LHCLK4 TRDY2	INPUT	I/O L21P_3 LHCLK6	I/O L21N_3 LHCLK7	I/O L18P_3 LHCLK0	INPUT	VCCO_3	I/O L19N_3 LHCLK3 IRDY2	VCCINT	GND	VCCINT
	N	I/O L20N_3 LHCLK5	VCCO_3	INPUT	I/O L24N_3 VREF_3	I/O L24P_3	I/O L22N_3	I/O L22P_3	I/O L23P_3	VCCAUX	VCCINT	GND
	Ρ	I/O L25P_3	I/O L25N_3	INPUT	GND	I/O L27P_3	I/O L27N_3	I/O L26P_3	I/O L23N_3	GND	I/O L17P_2	GND
	R	I/O L28P_3	I/O L28N_3	I/O L29N_3	I/O L29P_3	VCCO_3	I/O L30P_3	I/O L26N_3	INPUT	I/O L13N_2 VREF_2	I/O L17N_2	I/O L20P_2 D4 GCLK14
	т	INPUT	GND	INPUT VREF_3	I/O L32N_3	I/O L32P_3	I/O L30N_3	INPUT	I/O L10N_2	I/O L13P_2	I/O L16P_2	I/O L20N_2 D3 GCLK15
	U	I/O L31P_3	I/O L31N_3	I/O L34P_3	I/O L34N_3	INPUT	GND	I/O L07N_2	I/O L10P_2	VCCO_2	I/O L16N_2	I/O L19N_2 D6 GCLK13
	v	I/O L33P_3	VCCO_3	I/O L35P_3	I/O L35N_3	VCCAUX	I/O L04P_2	I/O L07P_2	I/O L09N_2 VREF_2	I/O L12P_2	GND	I/O L19P_2 D7 GCLK12
	w	I/O L33N_3	I/O L36P_3	I/O L36N_3 VREF_3	INPUT	I/O L03P_2 DOUT BUSY	I/O L04N_2	I/O L06N_2	I/O L09P_2	I/O L12N_2	INPUT L15P_2	VCCAUX
	Y	I/O L37P_3	I/O L37N_3	GND	INPUT L02P_2	I/O L03N_2 MOSI CSI_B	INPUT L05N_2	I/O L06P_2	I/O	I/O	INPUT L15N_2	INPUT L18P_2
	A A	I/O L38N_3	I/O L38P_3	I/O L01P_2 CSO_B	INPUT L02N_2	VCCO_2	INPUT L05P_2	GND	I/O L11P_2	VCCO_2	I/O	INPUT L18N_2 VREF_2
	A B	GND	INPUT	I/O L01N_2 INIT_B	I/O VREF_2	I/O	INPUT L08P_2	INPUT L08N_2	I/O L11N_2	I/O L14N_2	I/O L14P_2	I/O D5
		Ī	Bank 2 DS312_10_1019						_10_101905			

Figure 88: FG484 Package Footprint (top view)

Revision History

The following table shows the revision history for this document.

Date	Version	Revision
03/01/05	1.0	Initial Xilinx release.
03/21/05	1.1	Added XC3S250E in the CP132 package to Table 129. Corrected number of differential I/O pairs on CP132. Added pinout and footprint information for the CP132, FG400, and FG484 packages. Removed IRDY and TRDY pins from the VQ100, TQ144, and PQ208 packages.
11/23/05	2.0	Corrected title of Table 153. Updated differential pair numbering for some pins in Bank 0 of the FG400 package, affecting Table 152 and Figure 87. Pin functionality and ball assignment were not affected. Added Package Thermal Characteristics section. Added package mass values to Table 125.
03/22/06	3.0	Included I/O pins, not just input-only pins under the VREF description in Table 124. Clarified that some global clock inputs are Input-only pins in Table 124. Added information on the XC3S100E in the CP132 package, affecting Table 129, Table 130, Table 133, Table 134, Table 136, and Figure 81. Ball A12 on the XC3S1600E in the FG320 package a full I/O pin, not an Input-only pin. Corrected the I/O counts for the XC3S1600E in the FG320 package, affecting Table 129, Table 129, Table 130, Table 129, Table 129, Table 151, and Figure 86. Corrected pin type for XC3S1600E balls N14 and N15 in Table 148.
05/19/06	3.1	Minor text edits.
11/09/06	3.4	Added package thermal data for the XC3S100E in the CP132 package to Table 130. Corrected pin migration arrows for balls E17 and F4 between the XC3S500E and XC3S1600E in Table 151. Promoted Module 4 to Production status. Synchronized all modules to v3.4.
03/16/07	3.5	Minor formatting changes.
05/29/07	3.6	Corrected 'Lxx' to 'Lxxy' in Table 124. Noted that some GCLK and VREF pins are on INPUT pins in Table 124 and Table 129. Added link before Table 127 to Material Declaration Data Sheets.
04/18/08	3.7	Added XC3S500E VQG100 package. Added Material Declaration Data Sheet links in Table 127. Updated Thermal Characteristics in Table 130. Updated links.
08/26/09	3.8	Minor typographical updates.
10/29/12	4.0	Added Notice of Disclaimer. This product is not recommended for new designs. Updated the XC3S250E-FT256 in Table 129.

Notice of Disclaimer

THE XILINX HARDWARE FPGA AND CPLD DEVICES REFERRED TO HEREIN ("PRODUCTS") ARE SUBJECT TO THE TERMS AND CONDITIONS OF THE XILINX LIMITED WARRANTY WHICH CAN BE VIEWED AT http://www.xilinx.com/warranty.htm. THIS LIMITED WARRANTY DOES NOT EXTEND TO ANY USE OF PRODUCTS IN AN APPLICATION OR ENVIRONMENT THAT IS NOT WITHIN THE SPECIFICATIONS STATED IN THE XILINX DATA SHEET. ALL SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE. PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS LIFE-SUPPORT OR SAFETY DEVICES OR SYSTEMS, OR ANY OTHER APPLICATION THAT INVOKES THE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). USE OF PRODUCTS IN CRITICAL APPLICATIONS IS AT THE SOLE RISK OF CUSTOMER, SUBJECT TO APPLICABLE LAWS AND REGULATIONS.

CRITICAL APPLICATIONS DISCLAIMER

XILINX PRODUCTS (INCLUDING HARDWARE, SOFTWARE AND/OR IP CORES) ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS IN LIFE-SUPPORT OR SAFETY DEVICES OR SYSTEMS, CLASS III MEDICAL DEVICES, NUCLEAR FACILITIES, APPLICATIONS RELATED TO THE DEPLOYMENT OF AIRBAGS, OR ANY OTHER APPLICATIONS THAT COULD LEAD TO DEATH, PERSONAL INJURY OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (INDIVIDUALLY AND COLLECTIVELY, "CRITICAL APPLICATIONS"). FURTHERMORE, XILINX PRODUCTS ARE NOT DESIGNED OR INTENDED FOR USE IN ANY APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE OR AIRCRAFT, UNLESS THERE IS A FAIL-SAFE OR REDUNDANCY FEATURE (WHICH DOES NOT INCLUDE USE OF SOFTWARE IN THE XILINX DEVICE TO IMPLEMENT THE REDUNDANCY) AND A WARNING SIGNAL UPON FAILURE TO THE OPERATOR. CUSTOMER AGREES, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE XILINX PRODUCTS, TO THOROUGHLY TEST THE SAME FOR SAFETY PURPOSES. TO THE MAXIMUM EXTENT PERMITTED BY APPLICABLE LAW, CUSTOMER ASSUMES THE SOLE RISK AND LIABILITY OF ANY USE OF XILINX PRODUCTS IN CRITICAL APPLICATIONS.