

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details | |
|----------------------------|--|
| Product Status | Obsolete |
| Core Processor | R8C |
| Core Size | 16-Bit |
| Speed | 20MHz |
| Connectivity | I ² C, LINbus, SIO, SSU, UART/USART |
| Peripherals | POR, PWM, Voltage Detect, WDT |
| Number of I/O | 59 |
| Program Memory Size | 128KB (128K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | 4K x 8 |
| RAM Size | 10K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 5.5V |
| Data Converters | A/D 12x10b; D/A 2x8b |
| Oscillator Type | Internal |
| Operating Temperature | -20°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 64-LQFP |
| Supplier Device Package | 64-LFQFP (10x10) |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f2136cmnfp-v0 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

R8C/36M Group 1. Overview

Table 1.2 Specifications for R8C/36M Group (2)

| Item | Function | Specification | | | | |
|---------------------------|--------------------------|--|--|--|--|--|
| Timer | Timer RE | 8 bits x 1 Real-time clock mode (count seconds, minutes, hours, days of week), output compare mode | | | | |
| | Timer RF | 16 bits x 1 Input capture mode (input capture circuit), output compare mode (output compare circuit) | | | | |
| | Timer RG | 16 bits x 1 (with 2 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode (output 1 pin), phase counting mode (available automatic measurement for the counts of 2-phase encoder) | | | | |
| Serial | UART0, UART1 | Clock synchronous serial I/O/UART x 2 channel | | | | |
| Interface | UART2 | Clock synchronous serial I/O, UART, I ² C mode (I ² C bus), multiprocessor communication function | | | | |
| Synchronous Communicat | Serial ion Unit (SSU) | 1 (shared with I ² C bus) | | | | |
| I ² C bus | | 1 (shared with SSU) | | | | |
| LIN Module | | Hardware LIN: 1 (timer RA, UART0) | | | | |
| A/D Converter | | 10-bit resolution × 12 channels, includes sample and hold function, with sweep mode | | | | |
| D/A Converter | | 8-bit resolution x 2 circuits | | | | |
| Comparator | A | 2 circuits (shared with voltage monitor 1 and voltage monitor 2) External reference voltage input available | | | | |
| Comparator I | В | 2 circuits | | | | |
| Flash Memory | | Programming and erasure voltage: VCC = 2.7 to 5.5 V Programming and erasure endurance:10,000 times (data flash) 1,000 times (program ROM) Program security: ROM code protect, ID code check Debug functions: On-chip debug, on-board flash rewrite function Background operation (BGO) function (data flash) | | | | |
| Operating From Voltage | equency/Supply | f(XIN) = 20 MHz (VCC = 2.7 to 5.5 V) f(XIN) = 5 MHz (VCC = 1.8 to 5.5 V) | | | | |
| Current consumption | | Typ. 6.5 mA (VCC = 5.0 V, f(XIN) = 20 MHz) Typ. 3.5 mA (VCC = 3.0 V, f(XIN) = 10 MHz) Typ. 3.5 μ A (VCC = 3.0 V, wait mode (f(XCIN) = 32 kHz)) Typ. 2.0 μ A (VCC = 3.0 V, stop mode) | | | | |
| Operating Ar | mbient Temperature | −20 to 85°C (N version)−40 to 85°C (D version) (1) | | | | |
| Package | | 64-pin LQFP Package code: PLQP0064KB-A (previous code: 64P6Q-A) Package code: PLQP0064GA-A (previous code: 64P6U-A) | | | | |

Note:

1. Specify the D version if D version functions are to be used.

R8C/36M Group 1. Overview




Figure 1.1 Part Number, Memory Size, and Package of R8C/36M Group

R8C/36M Group 1. Overview

Table 1.6 Pin Name Information by Pin Number (2)

| | | | | I/O Pin Func | tions for Periphe | eral Mod | lules | |
|---------------|-------------|------|-----------------|-------------------|---------------------|----------|-------------------------|---|
| Pin Number | Control Pin | Port | Interrupt | Timer | Serial Interface | SSU | I ² C bus | A/D Converter, D/A Converter, Comparator A, Comparator B |
| 40 | | P4_5 | INT0 | | (RXD2/SCL2) | | | ADTRG |
| 41 | | P1_7 | INT1 | (TRAIO) | | | | IVCMP1 |
| 42 | | P1_6 | | | (CLK0) | | | LVCOUT2/ IVREF1 |
| 43 | | P1_5 | (INT1) | (TRAIO) | (RXD0) | | | |
| 44 | | P1_4 | | (TRCCLK) | (TXD0) | | | |
| 45 | | P1_3 | KI3 | TRBO (/TRCIOC) | | | | AN11/LVCOUT1 |
| 46 | | P1_2 | KI2 | (TRCIOB) | | | | AN10/LVREF |
| 47 | | P1_1 | KI1 | (TRCIOA/TRCTRG) | | | | AN9/LVCMP2 |
| 48 | | P1_0 | KI0 | (TRCIOD) | | | | AN8/LVCMP1 |
| 49 | | P0_7 | | (TRCIOC) | | | | AN0/DA1 |
| 50 | | P0_6 | | (TRCIOD) | | | | AN1/DA0 |
| 51 | | P0_5 | | (TRCIOB) | | | | AN2 |
| 52 | | P0_4 | | TREO(/TRCIOB) | | | | AN3 |
| 53 | | P0_3 | | (TRCIOB) | (CLK1) | | | AN4 |
| 54 | | P0_2 | | (TRCIOA/TRCTRG) | (RXD1) | | | AN5 |
| 55 | | P0_1 | | (TRCIOA/TRCTRG) | (TXD1) | | | AN6 |
| 56 | | P0_0 | | (TRCIOA/TRCTRG) | | | | AN7 |
| 57 | | P6_4 | | | (RXD1) | | | |
| 58 | | P6_3 | | | (TXD1) | | | |
| 59 | | P6_2 | | | (CLK1) | | | |
| 60 | | P6_1 | | | | | | |
| 61 | | P6_0 | | (TREO) | | | | |
| 62 | | P5_7 | | (TRGIOB) | | | | |
| 63 | | P5_6 | | (TRAO/TRGIOA) | | | | |
| 64 | | P3_2 | (INT1/ INT2) | (TRAIO/TRGCLKB) | | | | |

^{1.} Can be assigned to the pin in parentheses by a program.

2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32-bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the starting address of an interrupt vector table.

2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

2.8.3 **Zero Flag (Z)**

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.



2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupts are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1.

The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.



R8C/36M Group 3. Memory

3. Memory

3.1 R8C/36M Group

Figure 3.1 is a Memory Map of R8C/36M Group. The R8C/36M Group has a 1-Mbyte address space from addresses 00000h to FFFFFh. For example, a 64-Kbyte internal ROM area is allocated addresses 04000h to 13FFFh.


The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. The starting address of each interrupt routine is stored here.

The internal ROM (data flash) is allocated addresses 03000h to 03FFFh.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 6-Kbyte internal RAM area is allocated addresses 00400h to 01BFFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh and 02C00h to 02FFFh (the SFR areas for the DTC and other modules). Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users.

R8C/36M Group 3. Memory



- 1. The data flash indicates block A (1 Kbyte), block B (1 Kbyte), block C (1 Kbyte), and block D (1 Kbyte).
- 2. The SFR areas for the DTC and other modules are allocated to addresses 02C00h to 02FFFh.
- 3. The blank areas are reserved and cannot be accessed by users.

| Part Number | | Internal ROM | 1 | Inte | ernal RAM |
|---|------------|----------------|----------------|------------|----------------|
| Fait Number | Size | Address 0YYYYh | Address ZZZZZh | Size | Address 0XXXXh |
| R5F21364MNFP, R5F21364MDFP, R5F21364MNFA, R5F21364MDFA, R5F21364MNXXXFP, R5F21364MDXXXFP, R5F21364MNXXXFA, R5F21364MDXXXFA | 16 Kbytes | 0C000h | - | 1.5 Kbytes | 009FFh |
| R5F21365MNFP, R5F21365MDFP, R5F21365MNFA, R5F21365MDFA, R5F21365MNXXXFP, R5F21365MDXXXFP, R5F21365MNXXXFA, R5F21365MDXXXFA | 24 Kbytes | 0A000h | - | 2 Kbytes | 00BFFh |
| R5F21366MNFP, R5F21366MDFP, R5F21366MNFA, R5F21366MDFA, R5F21366MNXXXFP, R5F21366MDXXXFP, R5F21366MNXXXFA, R5F21366MDXXXFA | 32 Kbytes | 08000h | - | 2.5 Kbytes | 00DFFh |
| R5F21367MNFP, R5F21367MDFP, R5F21367MNFA, R5F21367MDFA, R5F21367MNXXXFP, R5F21367MDXXXFP, R5F21367MNXXXFA, R5F21367MDXXXFA | 48 Kbytes | 04000h | - | 4 Kbytes | 013FFh |
| R5F21368MNFP, R5F21368MDFP, R5F21368MNFA, R5F21368MDFA, R5F21368MNXXXFP, R5F21368MDXXXFP, R5F21368MNXXXFA, R5F21368MDXXXFA | 64 Kbytes | 04000h | 13FFFh | 6 Kbytes | 01BFFh |
| R5F2136AMNFP, R5F2136AMDFP, R5F2136AMNFA, R5F2136AMDFA, R5F2136AMNXXXFP, R5F2136AMDXXXFP, R5F2136AMNXXXFA, R5F2136AMDXXXFA | 96 Kbytes | 04000h | 1BFFFh | 8 Kbytes | 023FFh |
| R5F2136CMNFP, R5F2136CMDFP, R5F2136CMNFA, R5F2136CMDFA, R5F2136CMNXXXFP, R5F2136CMDXXXFP, R5F2136CMNXXXFA, R5F2136CMDXXXFA | 128 Kbytes | 04000h | 23FFFh | 10 Kbytes | 02BFFh |

Figure 3.1 Memory Map of R8C/36M Group

4. Special Function Registers (SFRs)

An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.12 list the special function registers. Table 4.13 lists the ID Code Areas and Option Function Select Area.

Table 4.1 SFR Information (1) (1)

| Address | Register | Symbol | After Reset |
|---------|--|-----------|--------------------------|
| 0000h | Negisiei | Symbol | Alter Reset |
| 0000h | | | |
| | | | |
| 0002h | | | |
| 0003h | | | |
| 0004h | Processor Mode Register 0 | PM0 | 00h |
| 0005h | Processor Mode Register 1 | PM1 | 00h |
| 0006h | System Clock Control Register 0 | CM0 | 00101000b |
| 0007h | System Clock Control Register 1 | CM1 | 00100000b |
| 0008h | Module Standby Control Register | MSTCR | 00h |
| 0009h | System Clock Control Register 3 | CM3 | 00h |
| 000Ah | Protect Register | PRCR | 00h |
| 000Bh | Reset Source Determination Register | RSTFR | 0XXXXXXXb (2) |
| 000Ch | Oscillation Stop Detection Register | OCD | 00000100b |
| 000Ch | Watchdog Timer Reset Register | WDTR | XXh |
| | Watchdog Timer Reset Register | | |
| 000Eh | Watchdog Timer Start Register | WDTS | XXh |
| 000Fh | Watchdog Timer Control Register | WDTC | 00111111b |
| 0010h | | | |
| 0011h | | | |
| 0012h | | | |
| 0013h | | | |
| 0014h | | | |
| 0015h | High-Speed On-Chip Oscillator Control Register 7 | FRA7 | When shipping |
| 0016h | · · · · · · · · · · · · · · · · · · · | | 1. 0 |
| 0017h | | | |
| 0018h | | | |
| 0019h | | | |
| 0013h | | | |
| 001An | | | |
| 001Bh | Count Course Protection Made Devictor | CCDD | 006 |
| 001Ch | Count Source Protection Mode Register | CSPR | 00h |
| | | | 10000000b (3) |
| 001Dh | | | |
| 001Eh | | | |
| 001Fh | | | |
| 0020h | | | |
| 0021h | | | |
| 0022h | | | |
| 0023h | High-Speed On-Chip Oscillator Control Register 0 | FRA0 | 00h |
| 0024h | High-Speed On-Chip Oscillator Control Register 1 | FRA1 | When shipping |
| 0024H | High-Speed On-Chip Oscillator Control Register 2 | FRA2 | 00h |
| 0025h | On-Chip Reference Voltage Control Register | OCVREFCR | 00h |
| | Off-Only Reference voltage Control Register | OCVINETOR | 0011 |
| 0027h | Clock Presseler Peast Flor | CDCDE | OOF |
| 0028h | Clock Prescaler Reset Flag | CPSRF | 00h |
| 0029h | High-Speed On-Chip Oscillator Control Register 4 | FRA4 | When shipping |
| 002Ah | High-Speed On-Chip Oscillator Control Register 5 | FRA5 | When shipping |
| 002Bh | High-Speed On-Chip Oscillator Control Register 6 | FRA6 | When shipping |
| 002Ch | | | |
| 002Dh | | | |
| 002Eh | | | |
| 002Fh | High-Speed On-Chip Oscillator Control Register 3 | FRA3 | When shipping |
| 0030h | Voltage Monitor Circuit /Comparator A Control Register | CMPA | 00h |
| 0031h | Voltage Monitor Circuit Edge Select Register | VCAC | 00h |
| 0032h | | | |
| 0032H | Voltage Detect Register 1 | VCA1 | 00001000b |
| 0033H | Voltage Detect Register 1 Voltage Detect Register 2 | VCA1 | 0000 1000B |
| 003411 | Voltage Detect Register 2 | VCAZ | |
| | | | 00100000b ⁽⁵⁾ |
| 0035h | | | |
| 0036h | Voltage Detection 1 Level Select Register | VD1LS | 00000111b |
| 0037h | | | |
| 0038h | Voltage Monitor 0 Circuit Control Register | VW0C | 1100X010b (4) |
| | | | 1100X011b (5) |
| 0039h | Voltage Monitor 1 Circuit Control Register | VW1C | 10001010b |
| บบอยาเ | Voltage Monitor i Circuit Control Register | VVVIC | 100010100 |

X: Undefined

- 1. The blank areas are reserved and cannot be accessed by users.
- 2. The CWR bit in the RSTFR register is set to 0 after power-on and voltage monitor 0 reset. Hardware reset, software reset, or watchdog timer reset does not affect this bit.
- 3. The CSPROINI bit in the OFS register is set to 0.
- 4. The LVDAS bit in the OFS register is set to 1.
- The LVDAS bit in the OFS register is set to 0.

SFR Information (2) (1) Table 4.2

| Address | Register | Symbol | After Reset |
|---|---|-------------|--|
| 003Ah | Voltage Monitor 2 Circuit Control Register | VW2C | 10000010b |
| 003Bh | | | |
| 003Ch | | | |
| 003Dh | | | |
| 003Eh | | | |
| 003En | | | |
| | | | |
| 0040h | EL LUI BOLLE | 51155)//0 | 100000000 |
| 0041h | Flash Memory Ready Interrupt Control Register | FMRDYIC | XXXXX000b |
| 0042h | | | |
| 0043h | | | |
| 0044h | | | |
| 0045h | | | |
| 0046h | INT4 Interrupt Control Register | INT4IC | XX00X000b |
| 0047h | Timer RC Interrupt Control Register | TRCIC | XXXXX000b |
| 0048h | Timer RD0 Interrupt Control Register | TRD0IC | XXXXX000b |
| 0049h | Timer RD1 Interrupt Control Register | TRD1IC | XXXXX000b |
| 004Ah | Timer RE Interrupt Control Register | TREIC | XXXXXX000b |
| 004An | UART2 Transmit Interrupt Control Register | S2TIC | XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX |
| | | | |
| 004Ch | UART2 Receive Interrupt Control Register | S2RIC | XXXXX000b |
| 004Dh | Key Input Interrupt Control Register | KUPIC | XXXXX000b |
| 004Eh | A/D Conversion Interrupt Control Register | ADIC | XXXXX000b |
| 004Fh | SSU Interrupt Control Register/IIC bus Interrupt Control Register (2) | SSUIC/IICIC | XXXXX000b |
| 0050h | Timer RF Compare 1 Interrupt Control Register | CMP1IC | XXXXX000b |
| 0050h | UARTO Transmit Interrupt Control Register | SOTIC | XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX |
| 0051h | UARTO Receive Interrupt Control Register | SORIC | XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX |
| | | | |
| 0053h | UART1 Transmit Interrupt Control Register | S1TIC | XXXXX000b |
| 0054h | UART1 Receive Interrupt Control Register | S1RIC | XXXXX000b |
| 0055h | INT2 Interrupt Control Register | INT2IC | XX00X000b |
| 0056h | Timer RA Interrupt Control Register | TRAIC | XXXXX000b |
| 0057h | | | |
| 0058h | Timer RB Interrupt Control Register | TRBIC | XXXXX000b |
| 0059h | INT1 Interrupt Control Register | INT1IC | XX00X000b |
| 005Ah | INT3 Interrupt Control Register | INT3IC | XX00X000b |
| | | | |
| 005Bh | Timer RF Interrupt Control Register | TRFIC | XXXXX000b |
| 005Ch | Timer RF Compare 0 Interrupt Control Register | CMP0IC | XXXXX000b |
| 005Dh | INT0 Interrupt Control Register | INT0IC | XX00X000b |
| 005Eh | UART2 Bus Collision Detection Interrupt Control Register | U2BCNIC | XXXXX000b |
| 005Fh | Timer RF Capture Interrupt Control Register | CAPIC | XXXXX000b |
| 0060h | | | |
| 0061h | | | |
| 0062h | | | |
| 0063h | | | |
| | | | |
| 0064h | | | |
| 0065h | | | |
| 0066h | | | |
| 0067h | | | |
| 0068h | | | |
| 0069h | | | |
| 006Ah | | | |
| 006Bh | Timer RG Interrupt Control Register | TRGIC | XXXXX000b |
| | Times it o interrupt control register | TROIC | \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\ |
| 006Ch | | | |
| 006Dh | | | |
| 006Eh | | | |
| 006Fh | | | |
| 0070h | | | |
| 0071h | | | |
| 0072h | Voltage Monitor 1/Comparator A1 Interrupt Control Register | VCMP1IC | XXXXX000b |
| 0073h | Voltage Monitor 2/Comparator A2 Interrupt Control Register | VCMP2IC | XXXXX000b |
| 0073h | g- memor 2, comparator / 2 interrupt control (toglator | 7 0.00. 210 | 7.5.5.5.6.6000 |
| 0074H | | | |
| | | | |
| 0076h | | | |
| 0077h | | | |
| | | | |
| 0078h | | | |
| | | i | |
| 0078h 0079h | | | |
| 0078h 0079h 007Ah | | | |
| 0078h 0079h 007Ah 007Bh | | | |
| 0078h 0079h 007Ah 007Bh 007Ch | | | |
| 0078h 0079h 007Ah 007Bh | | | |

- The blank areas are reserved and cannot be accessed by users.
 Selectable by the IICSEL bit in the SSUIICSR register.

Table 4.8 SFR Information (8) (1)

| | | | A(: D : |
|-------------------------|--|---------------|-------------|
| Address | Register | Symbol | After Reset |
| 01C0h | Address Match Interrupt Register 0 | RMAD0 | XXh |
| 01C1h | | | XXh |
| 01C2h | | | 0000XXXXb |
| 01C3h | Address Match Interrupt Enable Register 0 | AIER0 | 00h |
| 01C4h | Address Match Interrupt Register 1 | RMAD1 | XXh |
| 01C5h | i | | XXh |
| 01C6h | - | | 0000XXXXb |
| | Address Match Interment Freshle Devister 4 | AIED4 | |
| 01C7h | Address Match Interrupt Enable Register 1 | AIER1 | 00h |
| 01C8h | | | |
| 01C9h | | | |
| 01CAh | | | |
| 01CBh | | | |
| 01CCh | | | |
| 01CDh | | | |
| 01CEh | | | |
| 01CFh | | | <u> </u> |
| 01D0h | | | |
| | | | |
| 01D1h | | | |
| 01D2h | | | |
| 01D3h | | | |
| 01D4h | | | |
| 01D5h | | | |
| 01D6h | | | |
| 01D7h | | | |
| 01D8h | | | |
| 01D9h | | | |
| 01DAh | | | |
| 01DBh | | | |
| | | | |
| 01DCh | | | |
| 01DDh | | | |
| 01DEh | | | |
| 01DFh | | | |
| 01E0h | Pull-Up Control Register 0 | PUR0 | 00h |
| 01E1h | Pull-Up Control Register 1 | PUR1 | 00h |
| 01E2h | Pull-Up Control Register 2 | PUR2 | 00h |
| 01E3h | , , , , , , , , , , , , , , , , , , , | | |
| 01E4h | | | |
| 01E5h | | | |
| | | | |
| 01E6h | | | |
| 01E7h | | | |
| 01E8h | | | |
| 01E9h | | | |
| 01EAh | | | |
| 01EBh | | | |
| 01ECh | | | |
| 01EDh | | | |
| 01EEh | | | |
| 01EFh | | | |
| 01F0h | Port P1 Drive Capacity Control Posister | P1DRR | 00b |
| | Port P1 Drive Capacity Control Register | | 00h |
| 01F1h | Port P2 Drive Capacity Control Register | P2DRR | 00h |
| 01F2h | Drive Capacity Control Register 0 | DRR0 | 00h |
| 01F3h | Drive Capacity Control Register 1 | DRR1 | 00h |
| 01F4h | Drive Capacity Control Register 2 | DRR2 | 00h |
| 01F5h | Input Threshold Control Register 0 | VLT0 | 00h |
| 01F6h | Input Threshold Control Register 1 | VLT1 | 00h |
| 01F7h | Input Threshold Control Register 2 | VLT2 | 00h |
| 01F8h | Comparator B Control Register 0 | INTCMP | 00h |
| 01F9h | Comparator D Control Region o | II 4 I OIVII | 0011 |
| 01FAh | External Input Enable Register 0 | INTEN | 00h |
| | External Input Enable Register 1 | | |
| 01FBh | External Input Enable Register 1 | INTEN1 | 00h |
| . 01ECh | INT Input Filter Select Register 0 | INTF | 00h |
| 01FCh | | | |
| 01FDh | INT Input Filter Select Register 1 | INTF1 | 00h |
| 01FDh 01FEh 01FFh | INT Input Filter Select Register 1 Key Input Enable Register 0 | INTF1 KIEN | 00h 00h |

Note

The blank areas are reserved and cannot be accessed by users.

Table 4.9 SFR Information (9) (1)

| Address | Register | Symbol | After Reset |
|-----------------|---|----------|-------------|
| 2C00h | DTC Transfer Vector Area | Cyrribor | XXh |
| 2C01h | DTC Transfer Vector Area | | XXh |
| 2C02h | DTC Transfer Vector Area | | XXh |
| 2C03h | DTC Transfer Vector Area | | XXh |
| 2C04h | DTC Transfer Vector Area | | XXh |
| 2C05h | DTC Transfer Vector Area | | XXh |
| 2C06h | DTC Transfer Vector Area | | XXh |
| 2C07h | DTC Transfer Vector Area | | XXh |
| 2C08h | DTC Transfer Vector Area | | XXh |
| 2C09h | DTC Transfer Vector Area | | XXh |
| 2C0Ah | DTC Transfer Vector Area | | XXh |
| : | DTC Transfer Vector Area | | XXh |
| 2C3Ah | DTC Transfer Vector Area DTC Transfer Vector Area | | XXh XXh |
| 2C3Bh | DTC Transfer Vector Area | | XXh |
| 2C3Ch | DTC Transfer Vector Area | | XXh |
| 2C3Dh | DTC Transfer Vector Area | | XXh |
| 2C3Eh | DTC Transfer Vector Area | | XXh |
| 2C3Fh | DTC Transfer Vector Area | | XXh |
| 2C40h | DTC Control Data 0 | DTCD0 | XXh |
| 2C41h | | | XXh |
| 2C42h | | | XXh |
| 2C43h | | | XXh |
| 2C44h | | | XXh |
| 2C45h | | | XXh |
| 2C46h 2C47h | | | XXh XXh |
| 2C4711 2C48h | DTC Control Data 1 | DTCD1 | XXh |
| 2C49h | DTC Control Data 1 | DICDI | XXh |
| 2C4Ah | | | XXh |
| 2C4Bh | | | XXh |
| 2C4Ch | | | XXh |
| 2C4Dh | | | XXh |
| 2C4Eh | | | XXh |
| 2C4Fh | | | XXh |
| 2C50h | DTC Control Data 2 | DTCD2 | XXh |
| 2C51h | | | XXh |
| 2C52h | | | XXh |
| 2C53h | | | XXh |
| 2C54h 2C55h | | | XXh XXh |
| 2C56h | | | XXh |
| 2C57h | | | XXh |
| 2C58h | DTC Control Data 3 | DTCD3 | XXh |
| 2C59h | | | XXh |
| 2C5Ah | | | XXh |
| 2C5Bh | | | XXh |
| 2C5Ch | | | XXh |
| 2C5Dh | | | XXh |
| 2C5Eh | | | XXh |
| 2C5Fh | DTC Control Data 4 | DTCD4 | XXh |
| 2C60h 2C61h | DTC Control Data 4 | DTCD4 | XXh |
| 2C61h | | | XXh XXh |
| 2C62h | | | XXh |
| 2C64h | | | XXh |
| 2C65h | | | XXh |
| 2C66h | | | XXh |
| 2C67h | | | XXh |
| 2C68h | DTC Control Data 5 | DTCD5 | XXh |
| 2C69h | | | XXh |
| 2C6Ah | | | XXh |
| 2C6Bh | | | XXh |
| 2C6Ch | | | XXh |
| 2C6Dh | | | XXh |
| 2C6Eh 2C6Fh | | | XXh XXh |
| X: Undefined | | | AVAIL |

Note:

1. The blank areas are reserved and cannot be accessed by users.

Table 4.12 SFR Information (12) (1)

| Address | Register | Symbol | After Reset |
|---------|---------------------|--------|-------------|
| 2CF0h | DTC Control Data 22 | DTCD22 | XXh |
| 2CF1h | | | XXh |
| 2CF2h | 1 | | XXh |
| 2CF3h | | | XXh |
| 2CF4h | | | XXh |
| 2CF5h | | | XXh |
| 2CF6h | | | XXh |
| 2CF7h | | | XXh |
| 2CF8h | DTC Control Data 23 | DTCD23 | XXh |
| 2CF9h | | | XXh |
| 2CFAh | | | XXh |
| 2CFBh | | | XXh |
| 2CFCh | | | XXh |
| 2CFDh | | | XXh |
| 2CFEh | 1 | | XXh |
| 2CFFh | 1 | | XXh |
| 2D00h | | | |
| : | • | • | • |
| 2FFFh | | | = |

Note

Table 4.13 ID Code Areas and Option Function Select Area

| Address | Area Name | Symbol | After Reset |
|----------|-----------------------------------|--------|-------------|
| : | | | |
| FFDBh | Option Function Select Register 2 | OFS2 | (Note 1) |
| : | | | |
| FFDFh | ID1 | | (Note 2) |
| : | | | |
| FFE3h | ID2 | | (Note 2) |
| : | | | |
| FFEBh | ID3 | | (Note 2) |
| : | | | |
| FFEFh | ID4 | | (Note 2) |
| <u>:</u> | 1 | | |
| FFF3h | ID5 | | (Note 2) |
| : | Line | | |
| FFF7h | ID6 | | (Note 2) |
| : | LIDZ | | [(A) (A) |
| FFFBh | ID7 | | (Note 2) |
| : | Ontion Function Coloct Desister | Lore | (Note 1) |
| FFFFh | Option Function Select Register | OFS | (Note 1) |

- 1. The option function select area is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program.

 Do not write additions to the option function select area. If the block including the option function select area is erased, the option function select area is set to FFh.
 - When blank products are shipped, the option function select area is set to FFh. It is set to the written value after written by the user. When factory-programming products are shipped, the value of the option function select area is the value programmed by the user.
- 2. The ID code areas are allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. Do not write additions to the ID code areas. If the block including the ID code areas is erased, the ID code areas are set to FFh. When blank products are shipped, the ID code areas are set to FFh. They are set to the written value after written by the user. When factory-programming products are shipped, the value of the ID code areas is the value programmed by the user.

^{1.} The blank areas are reserved and cannot be accessed by users.

Table 5.3 A/D Converter Characteristics

| Symbol | Parameter | | Conditions | | | Standard | | |
|----------|---------------------------|-------------|---|--|------|----------|------|------|
| Syllibol | Farameter | | Conc | IIIIONS | Min. | Тур. | Max. | Unit |
| _ | Resolution | | Vref = AVCC | | _ | _ | 10 | Bit |
| _ | Absolute accuracy | 10-bit mode | Vref = AVCC = 5.0 V | AN0 to AN7 input, AN8 to AN11 input | _ | _ | ±3 | LSB |
| | | | Vref = AVCC = 3.3 V | AN0 to AN7 input, AN8 to AN11 input | _ | _ | ±5 | LSB |
| | | | Vref = AVCC = 3.0 V | AN0 to AN7 input, AN8 to AN11 input | _ | _ | ±5 | LSB |
| | | | Vref = AVCC = 2.2 V | AN0 to AN7 input, AN8 to AN11 input | _ | _ | ±5 | LSB |
| | | 8-bit mode | Vref = AVCC = 5.0 V | AN0 to AN7 input, AN8 to AN11 input | _ | _ | ±2 | LSB |
| | | | Vref = AVCC = 3.3 V | AN0 to AN7 input, AN8 to AN11 input | _ | _ | ±2 | LSB |
| | | | Vref = AVCC = 3.0 V | AN0 to AN7 input, AN8 to AN11 input | _ | _ | ±2 | LSB |
| | | | Vref = AVCC = 2.2 V | AN0 to AN7 input, AN8 to AN11 input | _ | _ | ±2 | LSB |
| φAD | A/D conversion clock | | 4.0 V ≤ Vref = AVCC ≤ | ≤ 5.5 V ⁽²⁾ | 2 | | 20 | MHz |
| | | | 3.2 V ≤ Vref = AVCC ≤ | ≤ 5.5 V ⁽²⁾ | 2 | | 16 | MHz |
| | | | 2.7 V ≤ Vref = AVCC ≤ | ≤ 5.5 V ⁽²⁾ | 2 | | 10 | MHz |
| | | | 2.2 V ≤ Vref = AVCC ≤ | ≤ 5.5 V ⁽²⁾ | 2 | _ | 5 | MHz |
| _ | Tolerance level impedance |) | | | _ | 3 | _ | kΩ |
| tconv | Conversion time | 10-bit mode | Vref = AVCC = 5.0 V, | φAD = 20 MHz | 2.2 | | | μS |
| | | 8-bit mode | Vref = AVCC = 5.0 V, | φAD = 20 MHz | 2.2 | _ | _ | μS |
| tsamp | Sampling time | | φAD = 20 MHz | | 0.8 | _ | _ | μS |
| lVref | Vref current | | $VCC = 5.0 \text{ V}, XIN = f^{2}$ | 1 = φAD = 20 MHz | _ | 45 | _ | μА |
| Vref | Reference voltage | | | | 2.2 | _ | AVcc | V |
| VIA | Analog input voltage (3) | | | | 0 | | Vref | V |
| OCVREF | On-chip reference voltage | | $2 \text{ MHz} \le \phi \text{AD} \le 4 \text{ MH}$ | Hz | 1.19 | 1.34 | 1.49 | V |

^{1.} $Vcc/AVcc = V_{ref} = 2.2$ to 5.5 V, Vss = 0 V, and $T_{opr} = -20$ to 85 °C (N version)/-40 to 85 °C (D version), unless otherwise specified.

^{2.} The A/D conversion result will be undefined in wait mode, stop mode, when the flash memory stops, and in low-current-consumption mode. Do not perform A/D conversion in these states or transition to these states during A/D conversion.

^{3.} When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.

Table 5.17 Timing Requirements of I²C bus Interface

| Symbol | Parameter | Condition | 9 | Unit | | |
|--------|---|-----------|------------------|------|-----------|-------|
| Symbol | Parameter | Condition | Min. | Тур. | Max. | Offic |
| tscl | SCL input cycle time | | 12tcyc + 600 (2) | _ | _ | ns |
| tsclh | SCL input "H" width | | 3tcyc + 300 (2) | _ | _ | ns |
| tscll | SCL input "L" width | | 5tcyc + 500 (2) | _ | _ | ns |
| tsf | SCL, SDA input fall time | | _ | _ | 300 | ns |
| tsp | SCL, SDA input spike pulse rejection time | | _ | _ | 1tcyc (2) | ns |
| tBUF | SDA input bus-free time | | 5tcyc (2) | _ | _ | ns |
| tstah | Start condition input hold time | | 3tcyc (2) | _ | _ | ns |
| tstas | Retransmit start condition input setup time | | 3tcyc (2) | _ | _ | ns |
| tstop | Stop condition input setup time | | 3tcyc (2) | _ | _ | ns |
| tsdas | Data input setup time | | 1tcyc + 40 (2) | _ | _ | ns |
| tsdah | Data input hold time | | 10 | _ | _ | ns |

- 1. Vcc = 1.8 to 5.5 V, Vss = 0 V, and $T_{opr} = -20$ to 85 °C (N version)/-40 to 85 °C (D version), unless otherwise specified.
- 2. 1tcyc = 1/f1(s)




Figure 5.7 I/O Timing of I²C bus Interface

Table 5.18 Electrical Characteristics (1) [4.2 V \leq VCC \leq 5.5 V]

| Symbol | Parameter | | Condition | | Standard | | | Unit |
|---------|---------------------|---|-------------------------------|---------------|-----------|------|------|-------|
| Symbol | | | Condition | Condition | | Тур. | Max. | Offic |
| Vон | Output "H" | Other than XOUT | Drive capacity High Vcc = 5 V | Iон = −20 mA | Vcc - 2.0 | _ | Vcc | V |
| | voltage | | Drive capacity Low Vcc = 5 V | Iон = −5 mA | Vcc - 2.0 | _ | Vcc | V |
| | | XOUT | Vcc = 5 V | Ioн = -200 μA | 1.0 | _ | Vcc | V |
| Vol | Output "L" | Other than XOUT | Drive capacity High Vcc = 5 V | IoL = 20 mA | _ | _ | 2.0 | V |
| | voltage | | Drive capacity Low Vcc = 5 V | IoL = 5 mA | _ | _ | 2.0 | V |
| | | XOUT | Vcc = 5 V | IoL = 200 μA | _ | _ | 0.5 | V |
| VT+-VT- | Hysteresis | INTO, INT1, INT2, INT3, INT4, INT3, INT4, INT0, INT1, INT2, INT3, INT4, INT0, | Vcc = 5.0 V | | 0.1 | 1.2 | | V |
| | | RESET | Vcc = 5.0 V | | 0.1 | 1.2 | _ | V |
| Iн | Input "H" cu | | VI = 5 V, VCC = 5.0 V | | _ | _ | 5.0 | μΑ |
| lıL | Input "L" cu | rrent | VI = 0 V, VCC = 5.0 V | | | _ | -5.0 | μΑ |
| RPULLUP | Pull-up resi | stance | VI = 0 V, VCC = 5.0 V | | 25 | 50 | 100 | kΩ |
| RfXIN | Feedback resistance | XIN | | | _ | 0.3 | _ | ΜΩ |
| RfXCIN | Feedback resistance | XCIN | | | _ | 8 | _ | ΜΩ |
| VRAM | RAM hold v | roltage | During stop mode | | 1.8 | _ | _ | V |

^{1. 4.2} V ≤ Vcc ≤ 5.5 V, Topr = −20 to 85 °C (N version)/−40 to 85 °C (D version), and f(XIN) = 20 MHz, unless otherwise specified.

R8C/36M Group 5. Electrical Characteristics

Timing Requirements (Unless Otherwise Specified: Vcc = 5 V, Vss = 0 V, Topr = 25 °C)

Table 5.20 External Clock Input (XOUT, XCIN)

| Symbol | Parameter | Stan | Unit | |
|-----------|-----------------------|------|------|-------|
| Symbol | Falanielei | Min. | Max. | Offic |
| tc(XOUT) | XOUT input cycle time | 50 | _ | ns |
| twh(xout) | XOUT input "H" width | 24 | _ | ns |
| twl(xout) | XOUT input "L" width | 24 | _ | ns |
| tc(XCIN) | XCIN input cycle time | 14 | _ | μS |
| twh(xcin) | XCIN input "H" width | 7 | _ | μS |
| twl(xcin) | XCIN input "L" width | 7 | _ | μS |




Figure 5.8 External Clock Input Timing Diagram when VCC = 5 V

Table 5.21 TRAIO Input

| Symbol | Parameter | Stan | Standard | |
|------------|------------------------|------|----------|------|
| Symbol | | | Max. | Unit |
| tc(TRAIO) | TRAIO input cycle time | 100 | _ | ns |
| twh(traio) | TRAIO input "H" width | 40 | _ | ns |
| tWL(TRAIO) | TRAIO input "L" width | 40 | _ | ns |




Figure 5.9 TRAIO Input Timing Diagram when Vcc = 5 V

Table 5.22 TRFI Input

| Symbol | Parameter | Stan | Unit | |
|-----------|--|---------|------|------|
| Symbol | , and the second | | | Max. |
| tc(TRFI) | TRFI input cycle time | 400 (1) | _ | ns |
| twh(TRFI) | TRFI input "H" width | 200 (2) | _ | ns |
| tWL(TRFI) | TRFI input "L" width | 200 (2) | _ | ns |

- 1. When using timer RF input capture mode, adjust the cycle time to (1/timer RF count source frequency \times 3) or above.
- 2. When using timer RF input capture mode, adjust the pulse width to (1/timer RF count source frequency × 1.5) or above.




Figure 5.10 TRFI Input Timing Diagram when Vcc = 5 V

Timing requirements (Unless Otherwise Specified: Vcc = 2.2 V, Vss = 0 V, Topr = 25 °C)

Table 5.34 External Clock Input (XOUT, XCIN)

| Symbol | Parameter - | Stan | Unit | |
|-----------|-----------------------|------|------|-------|
| | | Min. | Max. | Offic |
| tc(XOUT) | XOUT input cycle time | 200 | _ | ns |
| twh(xout) | XOUT input "H" width | 90 | _ | ns |
| twl(xout) | XOUT input "L" width | 90 | _ | ns |
| tc(XCIN) | XCIN input cycle time | 14 | _ | μS |
| twh(xcin) | XCIN input "H" width | 7 | _ | μS |
| tWL(XCIN) | XCIN input "L" width | 7 | _ | μS |




Figure 5.18 External Clock Input Timing Diagram when VCC = 2.2 V

Table 5.35 TRAIO Input

| Symbol | Symbol Parameter - | | Standard | |
|------------|------------------------|-----|----------|------|
| Syllibol | | | Max. | Unit |
| tc(TRAIO) | TRAIO input cycle time | 500 | _ | ns |
| twh(traio) | TRAIO input "H" width | 200 | _ | ns |
| twl(traio) | TRAIO input "L" width | 200 | | ns |




Figure 5.19 TRAIO Input Timing Diagram when Vcc = 2.2 V

Table 5.36 TRFI Input

| Symbol | Symbol Parameter - | | Standard | |
|-----------|-----------------------|----------|----------|------|
| Symbol | | | Max. | Unit |
| tc(TRFI) | TRFI input cycle time | 2000 (1) | _ | ns |
| twh(TRFI) | TRFI input "H" width | 1000 (2) | _ | ns |
| tWL(TRFI) | TRFI input "L" width | 1000 (2) | _ | ns |

- 1. When using timer RF input capture mode, adjust the cycle time to (1/timer RF count source frequency \times 3) or above.
- 2. When using timer RF input capture mode, adjust the pulse width to (1/timer RF count source frequency × 1.5) or above.




Figure 5.20 TRFI Input Timing Diagram when Vcc = 2.2 V

| Table 5.37 Serial Interface |
|-----------------------------|
|-----------------------------|

| Symbol | Parameter | | Stan | Unit | |
|----------|------------------------|---------------------------------|------|------|-------|
| Symbol | | | Min. | Max. | Offic |
| tc(CK) | CLKi input cycle time | When external clock is selected | 800 | - | ns |
| tW(CKH) | CLKi input "H" width | | 400 | - | ns |
| tW(CKL) | CLKi input "L" width | | 400 | - | ns |
| td(C-Q) | TXDi output delay time | | - | 200 | ns |
| th(C-Q) | TXDi hold time | | 0 | - | ns |
| tsu(D-C) | RXDi input setup time | | 150 | - | ns |
| th(C-D) | RXDi input hold time | | 90 | - | ns |
| td(C-Q) | TXDi output delay time | When internal clock is selected | - | 200 | ns |
| tsu(D-C) | RXDi input setup time | | 150 | - | ns |
| th(C-D) | RXDi input hold time | | 90 | - | ns |

i = 0 to 2

Note:

1. Vcc = 2.2 V and $T_{opr} = -20 \text{ to } 85 \,^{\circ}\text{C}$ (N version)/ $-40 \text{ to } 85 \,^{\circ}\text{C}$ (D version), unless otherwise specified.




Figure 5.21 Serial Interface Timing Diagram when Vcc = 2.2 V

Table 5.38 External Interrupt INTi (i = 0 to 4) Input, Key Input Interrupt Kli (i = 0 to 3)

| Symbol | Parameter | Stan | dard | Unit |
|---------|---|----------|------|-------|
| Symbol | raidilielei | Min. | Max. | Offic |
| tw(INH) | INTi input "H" width, Kli input "H" width | 1000 (1) | _ | ns |
| tW(INL) | INTi input "L" width, Kli input "L" width | 1000 (2) | _ | ns |

- 1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency x 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.




Figure 5.22 Input Timing Diagram for External Interrupt INTi and Key Input Interrupt Kli when Vcc = 2.2 V

General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
In a finished product where the reset signal is applied to the external reset pin, the content of the content pin the content of the content pin the c

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

 The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

— When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc
 - Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical "Specific": implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information

enesas Electronics America Inc. 80 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. dl: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited Dukes Meadow, Millboard Road, Boume End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900 Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China
Tel: +86-10-2035-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 204, 205, AZIA Center, No. 1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China
Tel: +86-21-5877-1818, Fax: +86-21-5887-7589

Renesas Electronics Hong Kong Limited
Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2868-9318, Fax: +852-2886-9022/9044

Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei, Taiv Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd. 1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632 Tel: +65-6213-0200, Fax: +65-6278-8001

Renesas Electronics Malaysia Sdn.Bhd.
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd. 11F., Samik Lavied' or Bidg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea Tel: 482-2-558-3737, Fax: 482-2-558-5141

© 2011 Renesas Electronics Corporation. All rights reserved.