

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Ubsolete
Core Processor	RS08
Core Size	8-Bit
Speed	20MHz
Connectivity	l²C
Peripherals	LVD, POR, PWM, WDT
Number of I/O	14
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	126 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 12x10b SAR
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	16-TSSOP (0.173", 4.40mm Width)
Supplier Device Package	16-TSSOP
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mc9rs08ka4ctg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





1 MCU Block Diagram

The block diagram, Figure 1, shows the structure of the MC9RS08KA8 MCU.



Figure 1. MC9RS08KA8 Series Block Diagram

2 Pin Assignments

This section shows the pin assignments in the packages available for the MC9RS08KA8 series.



Pin Assignments

P Nur	'in nber	< Lowest Priority > Highest				
20	16	Port Pin	Alt 1	Alt 2	Alt 3	Alt 4
1	1	PTA5		TCLK	RESET	V _{PP}
2	2	PTA4	ACMPO	BKGD	MS	
3	3					V _{DD}
4	4					V _{SS}
5	5	PTB7	SCL ¹			EXTAL
6	6	PTB6	SDA ¹			XTAL
7	7	PTB5	TPMCH1 ²			
8	8	PTB4	TPMCH0 ²			
9	_	PTC3			ADP11	
10	_	PTC2			ADP10	
11	_	PTC1			ADP9	
12	_	PTC0			ADP8	
13	9	PTB3	KBIP7		ADP7	
14	10	PTB2	KBIP6		ADP6	
15	11	PTB1	KBIP5		ADP5	
16	12	PTB0	KBIP4		ADP4	
17	13	PTA3	KBIP3	SCL ¹	ADP3	
18	14	PTA2	KBIP2	SDA ¹	ADP2	
19	15	PTA1	KBIP1	TPMCH1 ²	ADP1	ACMP-
20	16	PTA0	KBIP0	TPMCH0 ²	ADP0	ACMP+

 Table 1. Pin Availability by Package Pin-Count

¹ IIC pins can be remapped to PTA3 and PTA2

² TPM pins can be remapped to PTA0 and PTA1





MC9RS08KA8 Series MCU Data Sheet, Rev. 4





Figure 3. MC9RS08KA8 Series in 16-Pin PDIP/SOIC/TSSOP Package

3 Electrical Characteristics

3.1 Introduction

This chapter contains electrical and timing specifications for the MC9RS08KA8 series of microcontrollers available at the time of publication.

3.2 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
Т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.



Model	Description	Symbol	Value	Unit
	Series resistance	R1	1500	Ω
Human Body	Storage capacitance	С	100	pF
,	Number of pulses per pin	_	3	_
Machine	Series resistance	R1	0	Ω
	Storage capacitance	С	200	pF
	Number of pulses per pin	_	3	_
Latch-up	Minimum input voltage limit	—	-2.5	V
	Maximum input voltage limit	—	7.5	V

 Table 5. ESD and Latch-up Test Conditions

Table 6. ESD and Latch-Up Protection Characteristics	5
--	---

No.	Rating ¹	Symbol	Min	Max	Unit
1	Human body model (HBM)	V _{HBM}	±2000	—	V
2	Machine model (MM)	V _{MM}	±200	_	V
3	Charge device model (CDM)	V _{CDM}	±500	_	V
4	Latch-up current at T _A = 85°C (applies to all pins except pin 9 PTC3/ADP11)	I _{LAT}	±100 ²	_	mA
	Latch-up current at $T_A = 85^{\circ}C$ (applies to pin 9 PTC3/ADP11)	I _{LAT}	±75 ³	_	mA

¹ Parameter is achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted.

 $^2~$ These pins meet JESD78A Class II (section 1.2) Level A (section 1.3) requirement of $\pm 100 m A.$

 $^3\,$ This pin meets JESD78A Class II (section 1.2) Level B (section 1.3) characterization to ± 75 mA. This pin is only present on 20 pin package types.

3.6 DC Characteristics

This section includes information about power supply requirements, I/O pin characteristics, and power supply current in various operating modes.

Table 7. DC Characteristic	s (Temperature Range = -40 to 85°C Ambient)
----------------------------	---

Parameter	Symbol	Min	Typical	Max	Unit
Supply voltage (run, wait and stop modes.) 0 < f _{Bus} <10MHz V _{DD} rising V _{DD} falling	V _{DD}	2.0 1.8	_	5.5	V
Minimum RAM retention supply voltage applied to V_{DD}	V _{RAM}	0.8 ¹	—	—	V
Low-voltage Detection threshold (V _{DD} falling) (V _{DD} rising)	V _{LVD}	1.80 1.88	1.86 1.94	1.95 2.03	V
Power on RESET (POR) voltage	V _{POR} ¹	0.9	—	1.7	V





Figure 6. Typical I_{OH} vs. V_{DD} - V_{OH} V_{DD} = 3 V (High Drive)



Figure 7. Typical I_{OH} vs. V_{DD} - V_{OH} V_{DD} = 3 V (Low Drive)

MC9RS08KA8 Series MCU Data Sheet, Rev. 4





Figure 8. Typical I_{OH} vs. V_{DD} - V_{OH} V_{DD} = 1.8 V (High Drive)



Figure 9. Typical I_{OH} vs. V_{DD}–V_{OH} V_{DD} = 1.8 V (Low Drive)



Parameter	Symbol	V _{DD} (V)	Typical ¹	Max ²	Temp. (°C)
		5	0.42 mA	2 mA	25 85
Run supply current ³ measured at (f _{Bus} = 1.25 MHz)	RI _{DD1}	3	0.42 mA	_	25 85
		1.80	0.3 mA	_	25 85
		5	2.4 μA	5 μΑ 8 μΑ	25 85
Stop mode supply current	SI _{DD}	3	2 μΑ	_	25 85
		1.80	1.5 μA	_	25 85
		5	128 μA	150 μΑ 165 μΑ	25 85
ADC adder from stop ⁴	_	3	121 μA	_	25 85
		1.80	79 μA	_	25 85
	_	5	21 μA	22 μA	25 85
ACMP adder from stop (ACME = 1)		3	18.5 μA	_	25 85
		1.80	17.5 μA	_	25 85
		5	2.4 μA	2 μΑ	25 85
RTI adder from stop with 1 kHz clock source enabled ⁵	_	3	1.9 μA	_	25 85
		1.80	1.5 μA	_	25 85
		5	2.1 μA	2 μΑ	25 85
with 1 MHz external clock source reference	_	3	1.6 μA	_	25 85
		1.80	1.2 μA	_	25 85
		5	70 μA	80 μA	25 85
LVI adder from stop (LVDE=1 and LVDSE=1)	_	3	65 μΑ		25 85
		1.80	60 μA	_	25 85

	Table 8. S	Supply Current	Characteristics	(continued))
--	------------	----------------	-----------------	-------------	---

¹ Typicals are measured at 25°C.

² Maximum value is measured at the nominal V_{DD} voltage times 10% tolerance. Values given here are preliminary estimates prior to completing characterization.

³ Not include any DC loads on port pins.
 ⁴ Required asynchronous ADC clock and LVD to be enabled.



⁵ Most customers are expected to find that auto-wakeup from stop can be used instead of the higher current wait mode. Wait mode typical is 1.3 mA at 3 V and 1 mA at 2 V with $f_{Bus} = 1$ MHz.



Figure 16. Typical Run I_{DD} vs. V_{DD} for FEI Mode



3.8 External Oscillator (XOSC) Characteristics

Table 9. Oscillator Electrical Specifications (Temperature Range = -40 to 125°C Ambient)

Num	С	Rating	Symbol	Min	Typical ¹	Max	Unit
1	с	Oscillator crystal or resonator (EREFS = 1, ERCLKEN = 1) Low range (RANGE = 0) High range (RANGE = 1) FEE or FBE mode ² High range (RANGE = 1, HGO = 1) FBELP mode High range (RANGE = 1, HGO = 0) FBELP mode	f _{lo} f _{hi} f _{hi-hgo} f _{hi-lp}	32 1 1 1	 	38.4 5 16 8	kHz MHz MHz MHz
2	D	Load capacitors	C _{1,} C ₂	See o re	crystal or r manufactui commenda	esonato rer's ation.	or
3	D	Feedback resistor Low range (32 kHz to 100 kHz) High range (1 MHz to 16 MHz)	R _F		10 1		MΩ
4	D	Series resistor Low range, low gain (RANGE = 0, HGO = 0) Low range, high gain (RANGE = 0, HGO = 1) High range, low gain (RANGE = 1, HGO = 0) High range, high gain (RANGE = 1, HGO = 1) $\geq 8 \text{ MHz}$ 4 MHz 1 MHz	R _S		0 100 0 0 0 0		kΩ
5	с	Crystal start-up time ³ Low range, low gain (RANGE = 0, HGO = 0) Low range, high gain (RANGE = 0, HGO = 1) High range, low gain (RANGE = 1, HGO = 0) ⁴ High range, high gain (RANGE = 1, HGO = 1) ⁴	t CSTL-LP t CSTL-HGO t CSTH-LP t CSTH-HGO	_ _ _	200 400 5 20		ms
6	D	Square wave input clock frequency (EREFS = 0, ERCLKEN = 1) FEE or FBE mode ² FBELP mode	f _{extal}	0.03125 0		5 40	MHz

¹ Typical data was characterized at 5.0 V, 25 °C or is recommended value.

² The input clock source must be divided using RDIV to within the range of 31.25 kHz to 39.0625 kHz.

³ This parameter is characterized and not tested on each device. Proper PC board layout procedures must be followed to achieve specifications.

⁴ 4 MHz crystal.



3.9 AC Characteristics

This section describes AC timing characteristics for each peripheral system.



3.9.1 Control Timing

Table 1	0. Control	Timing
---------	------------	--------

Num	С	Parameter	Symbol	Min	Typical	Max	Unit
1	D	Bus frequency (t _{cyc} = 1/f _{Bus})	f _{Bus}	0	_	10	MHz
2	D	Real time interrupt internal oscillator period	t _{RTI}	700	1000	1300	μS
3	D	External RESET pulse width ¹	t _{extrst}	150	-	—	ns
4	D	KBI pulse width ²	t _{KBIPW}	1.5 t _{cyc}		—	ns
5	D	KBI pulse width in stop ¹	t _{KBIPWS}	100	-	—	ns
6	D	Port rise and fall time $(load = 50 \text{ pF})^3$ Slew rate control disabled (PTxSE = 0) Slew rate control enabled (PTxSE = 1)	t _{Rise} , t _{Fall}		11 35		ns

¹ This is the shortest pulse guaranteed to pass through the pin input filter circuitry. Shorter pulses may or may not be recognized.

² This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized in that case.

 3 Timing is shown with respect to 20% V_{DD} and 80% V_{DD} levels. Temperature range –40°C to 85°C.



Figure 17. Reset Timing



Figure 18. KBI Pulse Width





¹ Next Data applies if programming multiple bytes in a single row, refer to $^{MC9RS08KA8 Series}$ Reference Manual. ² V_{DD} must be at a valid operating voltage before voltage is applied or removed from the V_{PP} pin.

Figure 23. Flash Program Timing



 1 V_{DD} must be at a valid operating voltage before voltage is applied or removed from the V_{PP} pin.

Figure 24. Flash Mass Erase Timing



Ordering Information

4 Ordering Information

This section contains ordering numbers for MC9RS08KA8 series devices. See below for an example of the device numbering system.

Device Number	Mer	nory	Package		
	Flash	RAM	Туре	Designator	Document No.
			16 PDIP	PG	98ASB42431B
	8K bytes	254 bytes	16 W-SOIC	WG	98ASB42567B
MC9RS08KA8 MC9RS08KA4	4K bytes	126 bytes	16 TSSOP	TG	98ASH70247A
		20 PDIP	PJ	98ASB42899B	
			20 W-SOIC	WJ	98ASB42343B





5 Mechanical Drawings

This following pages contain mechanical specifications for MC9RS08KA8 series package options.

- 16-pin PDIP (plastic dual in-line pin)
- 16-pin W-SOIC (wide body small outline integrated circuit)
- 16-pin TSSOP (thin shrink sSmall outline package)
- 20-pin PDIP (plastic dual in-line pin)
- 20-pin W-SOIC (wide body small outline integrated circuit)







© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.		L OUTLINE	PRINT VERSION NE	IT TO SCALE
TITLE:		DOCUMENT NE]: 98ASB42431B	REV: T
16 ID PDIP		CASE NUMBER: 648-08		19 MAY 2005
		STANDARD: NE	IN-JEDEC	



NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: INCH.
- A DIMENSION TO CENTER OF LEADS WHEN FORMED PARALLEL.
- A DIMENSIONS DOES NOT INCLUDE MOLD FLASH.
- 5. ROUNDED CORNERS OPTIONAL.
- 6. 648-01 THRU -08 OBSOLETE, NEW STANDARD 648-09.

	MILLIN	ETERS		NCHES		MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX	DIM	MIN	MAX	MIN	MAX
A	18.80	19.55	0.740	0.770					
В	6.35	6.85	0.250	0.270					
С	3.69	4.44	0.145	0.175					
D	0.39	0.53	0.015	0.021					
F	1.02	1.77	0.040	0.070					
G	2.54	BSC	0.1	00 BSC					
Н	1.27	BSC	0.0	50 BSC					
J	0.21	0.38	0.008	0.015					
K	2.80	3.30	0.110	0.130					
L	7.50	7.74	0.295	0.305					
М	0.	10°	0.	10°					
S	0.51	1.01	0.020	0.040					
© FF	© FREESCALE SEMICONDUCTOR, INC. MECHANICA		AL OUTLINE PRINT VERSION NOT		DT TO SCALE				
TITLE:				DOCU	CUMENT NO: 98ASB42431B REV:		REV: T		
	16 LD PDIP				CASE	NUMBER	2:648-08		19 MAY 2005
				STAN	dard: No	N-JEDEC			





© FREESCALE SEMICONDUCTOR, INC. All RIGHTS RESERVED.	MECHANICAL OUTLINE		PRINT VERSION NE	IT TO SCALE
TITLE:	DOCUMENT NE	: 98ASH70247A	RE∨: B	
16 LD TSSOP, PITCH 0.65	CASE NUMBER: 948F-01 19 MAY 2005			
	STANDARD: JEDEC			



NOTES:

- 1. CONTROLLING DIMENSION: MILLIMETER
- 2. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M-1982.

3 DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE.

4 DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 PER SIDE

5 DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 TOTAL IN EXCESS OF THE DIMENSION AT MAXIMUM MATERIAL CONDITION.

6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.

 $\overline{7}$ dimensions are to be determined at datum plane $\overline{-w}$ -

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.		L OUTLINE	PRINT VERSION NE	IT TO SCALE
TITLE:		DOCUMENT NO	: 98ASH70247A	RE∨: B
16 LD TSSOP, PITCH 0.65MM		CASE NUMBER: 948F-01 19 MAY 2005		
		STANDARD: JE	DEC	





VIEW D

© FREESCALE SEMICONDUCTOR, INC. All rights reserved.	MECHANICA	LOUTLINE	PRINT VERSION NO	IT TO SCALE
TITLE:		DOCUMENT NE]: 98ASB42899B	REV⊨B
)	CASE NUMBER	R: 738C-01	24 MAY 2005
		STANDARD: NO	IN-JEDEC	



NOTES:

- 1. DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 3. DATUMS A AND B TO BE DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
- A. THIS DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURRS. MOLD FLASH, PROTRUSION OR GATE BURRS SHALL NOT EXCEED 0.15 MM PER SIDE. THIS DIMENSION IS DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
- 5. THIS DIMENSION DOES NOT INCLUDE INTER-LEAD FLASH OR PROTRUSIONS. INTER-LEAD FLASH AND PROTRUSIONS SHALL NOT EXCEED 0.25 MM PER SIDE. THIS DIMENSION IS DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
- 6. THIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED 0.62 mm.

© FREESCALE SEMICONDUCTOR, INC. All RIGHTS RESERVED.	MECHANICA	LOUTLINE	PRINT VERSION NO	DT TO SCALE
TITLE:		DOCUMENT NO): 98ASB42343B	REV: J
20LD SOIC W/B, 1.2/	PIICH,	CASE NUMBER	2: 751D-07	23 MAR 2005
CASE OUTLINE		STANDARD: JE	DEC MS-013AC	



