

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	RS08
Core Size	8-Bit
Speed	20MHz
Connectivity	I ² C
Peripherals	LVD, POR, PWM, WDT
Number of I/O	18
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	254 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	20-DIP (0.300", 7.62mm)
Supplier Device Package	20-DIP
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mc9rs08ka8cpj

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table of Contents

1	MCU	Block Diagram
2		ssignments
3	Electr	rical Characteristics
	3.1	Introduction
	3.2	Parameter Classification
	3.3	Absolute Maximum Ratings
	3.4	Thermal Characteristics
	3.5	ESD Protection and Latch-Up Immunity7
	3.6	DC Characteristics
	3.7	Supply Current Characteristics
	3.8	External Oscillator (XOSC) Characteristics

	3.9	AC Characteristics
		3.9.1 Control Timing 19
		3.9.2 TPM/MTIM Module Timing
	3.10	Analog Comparator (ACMP) Electrical
	3.11	Internal Clock Source Characteristics
	3.12	ADC Characteristics
		Flash Specifications
4	Orde	ring Information
5	Mech	nanical Drawings

Revision History

To provide the most up-to-date information, the revision of our documents on the World Wide Web will be the most current. Your printed copy may be an earlier revision. To verify you have the latest information available, refer to:

http://freescale.com/

The following revision history table summarizes changes contained in this document.

Revision	Date	Description of Changes
1	1/22/2008	Initial public release
2	10/7/2008	Updated Figure 4 and Figure 10. Updated "How to Reach Us" information. Added 16-pin TSSOP package information.
3	11/4/2008	Updated operating voltage in Table 7.
4	6/11/2009	Added output voltage of high drive at 5 V, $I_{load} = 10$ mA in the Table 7.

Related Documentation

Find the most current versions of all documents at: http://www.freescale.com

Reference Manual (MC9RS08KA8RM)

Contains extensive product information including modes of operation, memory, resets and interrupts, register definition, port pins, CPU, and all module information.




Pin Assignments

	in nber		< Low	est Priority	> Highest	
20	16	Port Pin	Alt 1	Alt 2	Alt 3	Alt 4
1	1	PTA5		TCLK	RESET	V _{PP}
2	2	PTA4	ACMPO	BKGD	MS	
3	3					V _{DD}
4	4					V _{SS}
5	5	PTB7	SCL ¹			EXTAL
6	6	PTB6	SDA ¹			XTAL
7	7	PTB5	TPMCH1 ²			
8	8	PTB4	TPMCH0 ²			
9	_	PTC3			ADP11	
10	_	PTC2			ADP10	
11	_	PTC1			ADP9	
12	_	PTC0			ADP8	
13	9	PTB3	KBIP7		ADP7	
14	10	PTB2	KBIP6		ADP6	
15	11	PTB1	KBIP5		ADP5	
16	12	PTB0	KBIP4		ADP4	
17	13	PTA3	KBIP3	SCL ¹	ADP3	
18	14	PTA2	KBIP2	SDA ¹	ADP2	
19	15	PTA1	KBIP1	TPMCH1 ²	ADP1	ACMP-
20	16	PTA0	KBIP0	TPMCH0 ²	ADP0	ACMP+

 Table 1. Pin Availability by Package Pin-Count

¹ IIC pins can be remapped to PTA3 and PTA2

² TPM pins can be remapped to PTA0 and PTA1










Figure 3. MC9RS08KA8 Series in 16-Pin PDIP/SOIC/TSSOP Package

3 Electrical Characteristics

3.1 Introduction

This chapter contains electrical and timing specifications for the MC9RS08KA8 series of microcontrollers available at the time of publication.

3.2 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

Table 2. Parameter Cla	assifications
------------------------	---------------

Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.



Model	Description	Symbol	Value	Unit
	Series resistance	R1	1500	Ω
Human Body	Storage capacitance	С	100	pF
Dody	Number of pulses per pin	—	3	_
Machine	Series resistance	R1	0	Ω
	Storage capacitance	С	200	pF
	Number of pulses per pin	—	3	_
Latch-up	Minimum input voltage limit	—	-2.5	V
	Maximum input voltage limit	—	7.5	V

 Table 5. ESD and Latch-up Test Conditions

Table 6. ESD and Latch-Up Protection Characterist	ics
---	-----

No.	Rating ¹	Symbol	Min	Max	Unit
1	Human body model (HBM)	V _{HBM}	±2000	—	V
2	Machine model (MM)	V _{MM}	±200	—	V
3	Charge device model (CDM)	V _{CDM}	±500	—	V
4	Latch-up current at $T_A = 85^{\circ}C$ (applies to all pins except pin 9 PTC3/ADP11)	I _{LAT}	±100 ²	_	mA
	Latch-up current at $T_A = 85^{\circ}C$ (applies to pin 9 PTC3/ADP11)	I _{LAT}	±75 ³	_	mA

¹ Parameter is achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted.

 $^2~$ These pins meet JESD78A Class II (section 1.2) Level A (section 1.3) requirement of $\pm 100 m A.$

 $^3\,$ This pin meets JESD78A Class II (section 1.2) Level B (section 1.3) characterization to ± 75 mA. This pin is only present on 20 pin package types.

3.6 DC Characteristics

This section includes information about power supply requirements, I/O pin characteristics, and power supply current in various operating modes.

Parameter	Symbol	Min	Typical	Max	Unit
Supply voltage (run, wait and stop modes.) 0 < f _{Bus} <10MHz V _{DD} rising V _{DD} falling	V _{DD}	2.0 1.8	_	5.5	v
Minimum RAM retention supply voltage applied to V_{DD}	V _{RAM}	0.8 ¹	—	—	V
Low-voltage Detection threshold (V _{DD} falling) (V _{DD} rising)	V _{LVD}	1.80 1.88	1.86 1.94	1.95 2.03	v
Power on RESET (POR) voltage	V _{POR} ¹	0.9	—	1.7	V



Parameter	Symbol	Min	Typical	Max	Unit
Input high voltage (V _{DD} > 2.3V) (all digital inputs)	V _{IH}	$0.70 \times V_{DD}$	_	—	V
Input high voltage (1.8 V \leq V _{DD} \leq 2.3 V) (all digital inputs)	V _{IH}	$0.85 \times V_{DD}$	_	—	V
Input low voltage (V _{DD} > 2.3 V) (all digital inputs)	V _{IL}	_	_	$0.30 \times V_{DD}$	V
Input low voltage (1.8 V \leq V _{DD} \leq 2.3 V) (all digital inputs)	V _{IL}	—		$0.30\times V_{DD}$	V
Input hysteresis (all digital inputs)	V _{hys} ¹	$0.06 \times V_{DD}$	—	—	V
Input leakage current (per pin) $V_{In} = V_{DD}$ or V_{SS} , all input only pins	llinl	—	0.025	1.0	μA
High impedance (off-state) leakage current (per pin) $V_{In} = V_{DD}$ or V_{SS} , all input/output	llozi	—	0.025	1.0	μA
Internal pullup resistors ² (all port pins)	R _{PU}	20	45	65	kΩ
Internal pulldown resistors ² (all port pins except PTA5)	R _{PD}	20	45	65	kΩ
PTA5 Internal pulldown resistor	_	45	—	95	kΩ
Output high voltage — Low Drive (PTxDSn = 0) 5 V, $I_{Load} = 2 \text{ mA}$ 3 V, $I_{Load} = 1 \text{ mA}$ 1.8 V, $I_{Load} = 0.5 \text{ mA}$		V _{DD} – 0.8		 	
Output high voltage — High Drive (PTxDSn = 1) 5 V, I_{Load} = 10 mA 5 V, I_{Load} = 5 mA 3 V, I_{Load} = 3 mA 1.8 V, I_{Load} = 2 mA	V _{OH}	V _{DD} – 0.8	_ _ _	 	V
Maximum total IOH for all port pins	I _{OHT}	—		40	mA
Output low voltage — Low Drive (PTxDSn = 0) 5 V, $I_{Load} = 2 \text{ mA}$ 3 V, $I_{Load} = 1 \text{ mA}$ 1.8 V, $I_{Load} = 0.5 \text{ mA}$				0.8	
Output low voltage — High Drive (PTxDSn = 1) 5 V, $I_{Load} = 10 \text{ mA}$ 5 V, $I_{Load} = 5 \text{ mA}$ 3 V, $I_{Load} = 3 \text{ mA}$ 1.8 V, $I_{Load} = 2 \text{ mA}$	V _{OL}	 	 	0.8	V
Maximum total IoL for all port pins	I _{OLT}	—	—	40	mA
DC injection current ^{3, 4, 5, 6} $V_{In} < V_{SS}, V_{In} > V_{DD}$ Single pin limit Total MCU limit, includes sum of all stressed pins				0.2 0.8	mA
Input capacitance (all non-supply pins)	C _{In}	—	—	7	pF

Table 7. DC Characteristics (Temperature Range = -40 to 85°C Ambient) (continued)

¹ This parameter is characterized and not tested on each device.

 $^2~$ Measurement condition for pull resistors: V_In = V_{SS} for pullup and V_In = V_{DD} for pulldown.

³ All functional non-supply pins are internally clamped to V_{SS} and V_{DD} except the RESET/V_{PP} which is internally clamped to V_{SS} only.

- ⁴ Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.
- ⁵ Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.
- ⁶ This parameter is characterized and not tested on each device.

MC9RS08KA8 Series MCU Data Sheet, Rev. 4






Figure 6. Typical I_{OH} vs. V_{DD} - V_{OH} V_{DD} = 3 V (High Drive)




Figure 7. Typical I_{OH} vs. V_{DD} - V_{OH} V_{DD} = 3 V (Low Drive)

MC9RS08KA8 Series MCU Data Sheet, Rev. 4






Figure 8. Typical I_{OH} vs. V_{DD} - V_{OH} V_{DD} = 1.8 V (High Drive)




Figure 9. Typical I_{OH} vs. V_{DD}–V_{OH} V_{DD} = 1.8 V (Low Drive)






Figure 12. Typical I_{OL} vs. V_{DD} – V_{OL} V_{DD} = 3 V (High Drive)




Figure 13. Typical I_{OL} vs. V_{DD} – V_{OL} V_{DD} = 3 V (Low Drive)

MC9RS08KA8 Series MCU Data Sheet, Rev. 4



3.8 External Oscillator (XOSC) Characteristics

Table 9. Oscillator Electrical Specifications (Temperature Range = -40 to 125°C Ambient)


Num	С	Rating	Symbol	Min	Typical ¹	Max	Unit
1	С	Oscillator crystal or resonator (EREFS = 1, ERCLKEN = 1) Low range (RANGE = 0) High range (RANGE = 1) FEE or FBE mode ² High range (RANGE = 1, HGO = 1) FBELP mode High range (RANGE = 1, HGO = 0) FBELP mode	f _{lo} f _{hi} f _{hi-hgo} f _{hi-lp}	32 1 1 1		38.4 5 16 8	kHz MHz MHz MHz
2	D	Load capacitors	C _{1,} C ₂	r	crystal or re manufactur	er's	or
3	D	Feedback resistor Low range (32 kHz to 100 kHz) High range (1 MHz to 16 MHz)	R _F	_	10 1	_	MΩ
4	D	Series resistor Low range, low gain (RANGE = 0, HGO = 0) Low range, high gain (RANGE = 0, HGO = 1) High range, low gain (RANGE = 1, HGO = 0) High range, high gain (RANGE = 1, HGO = 1) $\geq 8 \text{ MHz}$ 4 MHz 1 MHz	R _S		0 100 0 0 0 0	 10 20	kΩ
5	С	Crystal start-up time ³ Low range, low gain (RANGE = 0, HGO = 0) Low range, high gain (RANGE = 0, HGO = 1) High range, low gain (RANGE = 1, HGO = 0) ⁴ High range, high gain (RANGE = 1, HGO = 1) ⁴	t CSTL-LP t CSTL-HGO t CSTH-LP t CSTH-HGO		200 400 5 20		ms
6	D	Square wave input clock frequency (EREFS = 0, ERCLKEN = 1) FEE or FBE mode ² FBELP mode	f _{extal}	0.03125 0	_	5 40	MHz

¹ Typical data was characterized at 5.0 V, 25 °C or is recommended value.

² The input clock source must be divided using RDIV to within the range of 31.25 kHz to 39.0625 kHz.

³ This parameter is characterized and not tested on each device. Proper PC board layout procedures must be followed to achieve specifications.

⁴ 4 MHz crystal.



3.9 AC Characteristics

This section describes AC timing characteristics for each peripheral system.



3.9.1 Control Timing

Num	С	Parameter	Symbol	Min	Typical	Мах	Unit
1	D	Bus frequency (t _{cyc} = 1/f _{Bus})	f _{Bus}	0	_	10	MHz
2	D	Real time interrupt internal oscillator period	t _{RTI}	700	1000	1300	μS
3	D	External RESET pulse width ¹	t _{extrst}	150	_	—	ns
4	D	KBI pulse width ²	t _{KBIPW}	1.5 t _{cyc}	_	—	ns
5	D	KBI pulse width in stop ¹	t _{KBIPWS}	100	_	—	ns
6	D	Port rise and fall time $(load = 50 \text{ pF})^3$ Slew rate control disabled (PTxSE = 0) Slew rate control enabled (PTxSE = 1)	t _{Rise} , t _{Fall}		11 35		ns

¹ This is the shortest pulse guaranteed to pass through the pin input filter circuitry. Shorter pulses may or may not be recognized.

² This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized in that case.

 3 Timing is shown with respect to 20% V_{DD} and 80% V_{DD} levels. Temperature range –40°C to 85°C.




Figure 17. Reset Timing




Figure 18. KBI Pulse Width



3.9.2 TPM/MTIM Module Timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

Num	С	Rating	Symbol	Min	Max	Unit
1	D	External clock frequency	f _{TPMext}	DC	f _{Bus} /4	MHz
2	D	External clock period	t _{TPMext}	4	_	t _{cyc}
3	D	External clock high time	t _{clkh}	1.5	_	t _{cyc}
4	D	External clock low time	t _{clkl}	1.5	_	t _{cyc}
5	D	Input capture pulse width	t _{ICPW}	1.5	_	t _{cyc}






Figure 19. Timer External Clock




Figure 20. Timer Input Capture Pulse

3.10 Analog Comparator (ACMP) Electrical

Table 12. Analog Comparator Electrical Specifications

Num	С	Characteristic	Symbol	Min	Typical	Max	Unit
1	D	Supply voltage	V _{DD}	1.80		5.5	V
2	Р	Supply current (active)	I _{DDAC}	_	20	35	μA
3	D	Analog input voltage ¹	V _{AIN}	V _{SS} – 0.3	—	V _{DD}	V
4	Р	Analog input offset voltage ¹	V _{AIO}	_	20	40	mV
5	С	Analog Comparator hysteresis ¹	V _H	3.0	9.0	15.0	mV
6	С	Analog source impedance ¹	R _{AS}	_	_	10	kΩ
7	Р	Analog input leakage current	I _{ALKG}	_	—	1.0	μA
8	С	Analog Comparator initialization delay	t _{AINIT}		—	1.0	μS



С	Characteristic	Conditions	Symb	Min.	Typical	Max.	Unit
	D ADC conversion clock frequency	High Speed (ADLPC=0)	f	0.4		8.0	MHz
		Low Power (ADLPC=1)	IADCK	0.4		8.0	






Figure 21. ADC Input Impedance Equivalency Diagram

Characteristic	Conditions	С	Symb	Min	Typical ¹	Max	Unit
Supply current ADLPC = 1 ADLSMP = 1 ADCO = 1	_	т	I _{DDAD}	_	133	_	μΑ
Supply current ADLPC = 1 ADLSMP = 0 ADCO = 1	_	т	I _{DDAD}	_	218	_	μΑ
Supply current ADLPC = 0 ADLSMP = 1 ADCO = 1		т	I _{DDAD}	_	327	_	μΑ
Supply current ADLPC = 0 ADLSMP = 0 ADCO = 1	_	С	I _{DDAD}		0.582	1	mA



STYLE 1:

PIN 1. CATHODE


- 2. CATHODE
- 3. CATHODE
- 4. CATHODE
- 5. CATHODE
- 6. CATHODE
- 7. CATHODE
- 8. CATHODE
- 9. ANODE
- 10. ANODE
- 11. ANODE
- 12. ANODE
- 13. ANODE
- 14. ANODE
- 15. ANODE
- 16. ANODE


STYLE 2:


- PIN 1. COMMON DRAIN
 - 2. COMMON DRAIN
 - 3. COMMON DRAIN
 - 4. COMMON DRAIN
 - 5. COMMON DRAIN
 - 6. COMMON DRAIN
 - 7. COMMON DRAIN
 - 8. COMMON DRAIN
 - 9. GATE
 - 10. SOURCE
 - 11. GATE
 - 12. SOURCE
 - 13. GATE
 - 14. SOURCE
 - 15. GATE
 - 16. SOURCE

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE		PRINT VERSION NOT TO SCALE		
TITLE:		DOCUMENT NO): 98ASB42431B	REV: T	
16 LD PDIP		CASE NUMBER: 648–08		19 MAY 2005	
		STANDARD: NO	N-JEDEC		









© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	LOUTLINE	PRINT VERSION NO	DT TO SCALE
TITLE:		DOCUMENT NO	: 98ASB42567B	REV: F
16LD SOIC W/B, 1. CASE-OUTLI	CASE NUMBER: 751G-04 02 JUN			
		STANDARD: JE	DEC MS-013AA	




NOTES:

- 1. DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 3. DATUMS A AND B TO BE DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
- THIS DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURRS. MOLD FLASH, PROTRUSION OR GATE BURRS SHALL NOT EXCEED 0.15 MM PER SIDE. THIS DIMENSION IS DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
- 5. THIS DIMENSION DOES NOT INCLUDE INTER-LEAD FLASH OR PROTRUSIONS. INTER-LEAD FLASH AND PROTRUSIONS SHALL NOT EXCEED 0.25 MM PER SIDE. THIS DIMENSION IS DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
- 6. THIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED 0.62 mm.

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	LOUTLINE	PRINT VERSION NO	DT TO SCALE
TITLE:		DOCUMENT NO	: 98ASB42567B	REV: F
16LD SOIC W/B, 1.27 PITCH, Case out inf		CASE NUMBER: 751G-04 02 JUN		02 JUN 2005
	STANDARD: JEDEC MS-013AA			





© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE		PRINT VERSION NOT TO SCALE	
16 LD TSSOP, PITCH 0.65MM		DOCUMENT NO: 98ASH70247A		RE∨: B
		CASE NUMBER: 948F-01		19 MAY 2005
		STANDARD: JEDEC		



NOTES:

- 1. CONTROLLING DIMENSION: MILLIMETER
- 2. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M-1982.

<u>A</u> DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE.

4 DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 PER SIDE


5 DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 TOTAL IN EXCESS OF THE DIMENSION AT MAXIMUM MATERIAL CONDITION.

6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.

 $\overline{7}$ dimensions are to be determined at datum plane $\overline{-w}$ -

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE		PRINT VERSION NOT TO SCALE	
16 LD TSSOP, PITCH 0.65MM		DOCUMENT NO: 98ASH70247A		RE∨: B
		CASE NUMBER: 948F-01		19 MAY 2005
		STANDARD: JEDEC		





© FREESCALE SEMICONDUCTOR, INC. All rights reserved.	MECHANICA	L OUTLINE	PRINT VERSION NO	OT TO SCALE
TITLE:		DOCUMENT NO): 98ASB42343B	REV: J
20LD SOIC W/B, 1.27 PITCH CASE-OUTLINE	CASE NUMBER	R: 751D-07	23 MAR 2005	
CASE-OUTEINE		STANDARD: JE	DEC MS-013AC	



NOTES:

- 1. DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 3. DATUMS A AND B TO BE DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
- THIS DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURRS. MOLD FLASH, PROTRUSION OR GATE BURRS SHALL NOT EXCEED 0.15 MM PER SIDE. THIS DIMENSION IS DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
- 5. THIS DIMENSION DOES NOT INCLUDE INTER-LEAD FLASH OR PROTRUSIONS. INTER-LEAD FLASH AND PROTRUSIONS SHALL NOT EXCEED 0.25 MM PER SIDE. THIS DIMENSION IS DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
- 6. THIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED 0.62 mm.

© FREESCALE SEMICONDUCTOR, INC. All RIGHTS RESERVED.	MECHANICA	LOUTLINE	PRINT VERSION NO	DT TO SCALE
TITLE:		DOCUMENT NO	: 98ASB42343B	REV: J
20LD SOIC W/B, 1.27 PITCH, CASE OUTLINE	CASE NUMBER	2: 751D-07	23 MAR 2005	
		STANDARD: JEDEC MS-013AC		

