

# Welcome to <u>E-XFL.COM</u>

### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

E·XFl

| Product Status             | Active  |
|----------------------------|---|
| Core Processor             | H8SX  |
| Core Size                  | 32-Bit Single-Core  |
| Speed                      | 50MHz   |
| Connectivity               | I <sup>2</sup> C, IrDA, SCI, SmartCard  |
| Peripherals                | DMA, LVD, POR, PWM, WDT   |
| Number of I/O              | 81  |
| Program Memory Size        | 256KB (256K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 24K x 8   |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 3.6V   |
| Data Converters            | A/D 8x10b; D/A 2x8b   |
| Oscillator Type            | External  |
| Operating Temperature      | -20°C ~ 75°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 120-LQFP  |
| Supplier Device Package    | 120-LQFP (14x14)  |
| Purchase URL               | https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f61632n50fpv |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

|                     |                    |       |     |    |      | Add      | dressing                          | Mode                                |       |                   |   |
|---------------------|--------------------|-------|-----|----|------|----------|-----------------------------------|-------------------------------------|-------|-------------------|---|
| Classifi-<br>cation | Instruction        | Size  | #xx | Rn | @ERn | @(d,ERn) | @(d,<br>RnL.B/<br>Rn.W/<br>ERn.L) | @-ERn/<br>@Ern+/<br>@Ern-/<br>@+ERn | @aa:8 | @aa:16/<br>@aa:32 | _ |
| Bit                 | BFLD               | В     |     | D  | S    |          |                                   |                                     | S     | S                 |   |
| manipu-<br>lation   | BFST               | В     |     | S  | D    |          |                                   |                                     | D     | D                 |   |
| Branch              | BRA/BS, BRA/BC*8   | В     |     |    | S    |          |                                   |                                     | S     | S                 |   |
|                     | BSR/BS, BSR/BC*8   | В     |     |    | S    |          |                                   |                                     | S     | S                 |   |
| System control      | LDC<br>(CCR, EXR)  | B/W*9 | S   | S  | S    | S        |                                   | S* <sup>10</sup>                    |       | S                 |   |
|                     | LDC<br>(VBR, SBR)  | L     |     | S  |      |          |                                   |                                     |       |                   |   |
|                     | STC<br>(CCR, EXR)  | B/W*9 |     | D  | D    | D        |                                   | D* <sup>11</sup>                    |       | D                 |   |
|                     | STC<br>(VBR, SBR)  | L     |     | D  |      |          |                                   |                                     |       |                   |   |
|                     | ANDC, ORC,<br>XORC | В     | S   |    |      |          |                                   |                                     |       |                   |   |
|                     | SLEEP              | _     |     |    |      |          |                                   |                                     |       |                   | 0 |
|                     | NOP                | _     |     |    |      |          |                                   |                                     |       |                   | 0 |

[Legend]

- d: d:16 or d:32
- S: Can be specified as a source operand.
- D: Can be specified as a destination operand.
- SD: Can be specified as either a source or destination operand or both.
- S/D: Can be specified as either a source or destination operand.
- S:4: 4-bit immediate data can be specified as a source operand.
- Notes: 1. Only @aa:16 is available.
  - 2. @ERn+ as a source operand and @-ERn as a destination operand
  - 3. Specified by ER5 as a source address and ER6 as a destination address for data transfer.
  - 4. Size of data to be added with a displacement
  - 5. Only @ERn- is available
  - 6. When the number of bits to be shifted is 1, 2, 4, 8, or 16
  - 7. When the number of bits to be shifted is specified by 5-bit immediate data or a general register
  - 8. Size of data to specify a branch condition
  - 9. Byte when immediate or register direct, otherwise, word
  - 10. Only @ERn+ is available
  - 11. Only @-ERn is available
  - 12. Not available in this LSI.

### 6.3.2 Interrupts after Reset

If an interrupt is accepted after a reset but before the stack pointer (SP) is initialized, the PC and CCR will not be saved correctly, leading to a program crash. To prevent this, all interrupt requests, including NMI, are disabled immediately after a reset. Since the first instruction of a program is always executed immediately after the reset state ends, make sure that this instruction initializes the stack pointer (example: MOV.L #xx: 32, SP).

### 6.3.3 On-Chip Peripheral Functions after Reset Release

After the reset state is released, MSTPCRA and MSTPCRB are initialized to H'0FFF and H'FFFF, respectively, and all modules except the DTC and DMAC enter the module stop state.

Consequently, on-chip peripheral module registers cannot be read or written to. Register reading and writing is enabled when the module stop state is canceled.



Figure 6.1 Reset Sequence (On-chip ROM Enabled Advanced Mode)

RENESAS

# 8.4 **Operation**

The UBC does not detect condition matches in standby states (sleep mode, all module clock stop mode, software standby mode, deep software standby mode, and hardware standby mode).

### 8.4.1 Setting of Break Control Conditions

- 1. The address condition for the break is set in break address register n (BARn). A mask for the address is set in break address mask register n (BAMRn).
- 2. The bus and break conditions are set in break control register n (BRCRn). Bus conditions consist of CPU cycle, PC break, and reading. Condition comparison is not performed when the CPU cycle setting is CPn = B'000, the PC break setting is IDn = B'00, or the read setting is RWn = B'00.
- 3. The condition match CPU flag (CMFCPn) is set in the event of a break condition match on the corresponding channel. These flags are set when the break condition matches but are not cleared when it no longer does. To confirm setting of the same flag again, read the flag once from the break interrupt handling routine, and then write 0 to it (the flag is cleared by writing 0 to it after reading it as 1).

[Legend]

n = Channels A to D

### 8.4.2 PC Break

- 1. When specifying a PC break, specify the address as the first address of the required instruction. If the address for a PC break condition is not the first address of an instruction, a break will never be generated.
- 2. The break occurs after fetching and execution of the target instruction have been confirmed. In cases of contention between a break before instruction execution and a user maskable interrupt, priority is given to the break before instruction execution.
- 3. A break will not be generated even if a break before instruction execution is set in a delay slot.
- 4. The PC break condition is generated by specifying CPU cycles as the bus condition in break control register n (BRCRn.CPn0 = 1), PC break as the break condition (IDn0 = 1), and read cycles as the bus-cycle condition (RWn0 = 1).

[Legend]

n = Channels A to D

### 9.2.4 Read Strobe Timing Control Register (RDNCR)

RDNCR selects the negation timing of the read strobe signal  $(\overline{RD})$  when reading the external address spaces specified as a basic bus interface or the address/data multiplexed I/O interface.

| Bit           | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    |
|---------------|------|------|------|------|------|------|------|------|
| Bit Name      | RDN7 | RDN6 | RDN5 | RDN4 | RDN3 | RDN2 | RDN1 | RDN0 |
| Initial Value | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| R/W           | R/W  | R/W  | R/W  | R/W  | R/W  | R/W  | R/W  | R/W  |
| Bit           | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| Bit Name      | —    | —    | —    | _    | —    | —    | _    | —    |
| Initial Value | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| R/W           | R    | R    | R    | R    | R    | R    | R    | R    |

| Bit    | Bit Name | Initial<br>Value | R/W | Description   |
|--------|----------|------------------|-----|---|
| 15     | RDN7     | 0                | R/W | Read Strobe Timing Control  |
| 14     | RDN6     | 0                | R/W | RDN7 to RDN0 set the negation timing of the read  |
| 13     | RDN5     | 0                | R/W | strobe in a corresponding area read access.   |
| 12     | RDN4     | 0                | R/W | As shown in figure 9.2, the read strobe for an area for   |
| 11     | RDN3     | 0                | R/W | cycle earlier than that for an area for which the RDNn  |
| 10     | RDN2     | 0                | R/W | bit is cleared to 0. The read data setup and hold time  |
| 9      | RDN1     | 0                | R/W | are also given one half-cycle earlier.  |
| 8      | RDN0     | 0                | R/W | 0: In an area n read access, the RD signal is negated at the end of the read cycle  |
|        |          |                  |     | 1: In an area n read access, the $\overline{\text{RD}}$ signal is negated one half-cycle before the end of the read cycle |
|        |          |                  |     | (n = 7 to 0)  |
| 7 to 0 | _        | All 0            | R   | Reserved  |
|        |          |                  |     | These are read-only bits and cannot be modified.  |
|        |          |                  |     |   |

Notes: 1. In an external address space which is specified as byte control SRAM interface, the RDNCR setting is ignored and the same operation when RDNn = 1 is performed.

 In an external address space which is specified as burst ROM interface, the RDNCR setting is ignored during CPU read accesses and the same operation when RDNn = 0 is performed.

# 9.10 Idle Cycle

In this LSI, idle cycles can be inserted between the consecutive external accesses. By inserting the idle cycle, data conflicts between ROM read cycle whose output floating time is long and an access cycle from/to high-speed memory or I/O interface can be prevented.

### 9.10.1 Operation

When this LSI consecutively accesses external address space, it can insert an idle cycle between bus cycles in the following four cases. These conditions are determined by the sequence of read and write and previously accessed area.

- 1. When read cycles of different areas in the external address space occur consecutively
- 2. When an external write cycle occurs immediately after an external read cycle
- 3. When an external read cycle occurs immediately after an external write cycle
- 4. When an external access occurs immediately after a DMAC single address transfer (write cycle)

Up to four idle cycles can be inserted under the conditions shown above. The number of idle cycles to be inserted should be specified to prevent data conflicts between the output data from a previously accessed device and data from a subsequently accessed device.

Under conditions 1 and 2, which are the conditions to insert idle cycles after read, the number of idle cycles can be selected from setting A specified by bits IDLCA1 and IDLCA0 in IDLCR or setting B specified by bits IDLCB1 and IDLCB0 in IDLCR: Setting A can be selected from one to four cycles, and setting B can be selected from one or two to four cycles. Setting A or B can be specified for each area by setting bits IDLSEL7 to IDLSEL0 in IDLCR. Note that bits IDLSEL7 to IDLSEL0 correspond to the previously accessed area of the consecutive accesses.

The number of idle cycles to be inserted under conditions 3 and 4, which are conditions to insert idle cycles after write, can be determined by setting A as described above.

After the reset release, IDLCR is initialized to four idle cycle insertion under all conditions 1 to 4 shown above.

Table 9.20 shows the correspondence between conditions 1 to 4 and number of idle cycles to be inserted for each area. Table 9.21 shows the correspondence between the number of idle cycles to be inserted specified by settings A and B, and number of cycles to be inserted.

Figure 10.32 shows an example of block transfer mode activated by the  $\overline{\text{DREQ}}$  signal low level.

The  $\overline{\text{DREQ}}$  signal is sampled every cycle from the next rising edge of the B $\phi$  signal immediately after the DTE bit write cycle.

When a low level of the  $\overline{\text{DREQ}}$  signal is detected while a transfer request by the  $\overline{\text{DREQ}}$  signal is enabled, a transfer request is held in the DMAC. When the DMAC is activated, the transfer request is cleared. Receiving the next transfer request resumes after completion of the write cycle and then a low level of the  $\overline{\text{DREQ}}$  signal is detected. This operation is repeated until the transfer is completed.



### Figure 10.32 Example of Transfer in Block Transfer Mode Activated by DREQ Low Level

RENESAS

|     |          | Initial |     |   |
|-----|----------|---------|-----|---|
| Bit | Bit Name | Value   | R/W | Description   |
| 15  | DTCE15   | 0       | R/W | DTC Activation Enable 15 to 0   |
| 14  | DTCE14   | 0       | R/W | Setting this bit to 1 specifies a relevant interrupt source to  |
| 13  | DTCE13   | 0       | R/W | a DTC activation source.  |
| 12  | DTCE12   | 0       | R/W | [Clearing conditions]   |
| 11  | DTCE11   | 0       | R/W | • When writing 0 to the bit to be cleared after reading 1   |
| 10  | DTCE10   | 0       | R/W | When the DISEL bit is 1 and the data transfer has   |
| 9   | DTCE9    | 0       | R/W | enaea   |
| 8   | DTCE8    | 0       | R/W | • when the specified number of transfers have ended   |
| 7   | DTCE7    | 0       | R/W | These bits are not cleared when the DISEL bit is 0 and the specified number of transfers have not ended |
| 6   | DTCE6    | 0       | R/W |   |
| 5   | DTCE5    | 0       | R/W |   |
| 4   | DTCE4    | 0       | R/W |   |
| 3   | DTCE3    | 0       | R/W |   |
| 2   | DTCE2    | 0       | R/W |   |
| 1   | DTCE1    | 0       | R/W |   |
| 0   | DTCE0    | 0       | R/W |   |

### 11.2.8 DTC Control Register (DTCCR)

DTCCR specifies transfer information read skip.

| Bit           | 7   | 6   | 5   | 4   | 3     | 2 | 1 | 0      |
|---------------|-----|-----|-----|-----|-------|---|---|--------|
| Bit Name      | _   | _   | —   | RRS | RCHNE | — | — | ERR    |
| Initial Value | 0   | 0   | 0   | 0   | 0     | 0 | 0 | 0      |
| R/W           | R/W | R/W | R/W | R/W | R/W   | R | R | R/(W)* |

Note: \* Only 0 can be written to clear the flag.

|        |          | Initial |     |  |
|--------|----------|---------|-----|--|
| Bit    | Bit Name | Value   | R/W | Description  |
| 7 to 5 | _        | All 0   | R/W | Reserved   |
|        |          |         |     | These bits are always read as 0. The write value should always be 0. |



#### P35/P013/TIOCA1/TIOCB1/TCLKC-A/DACK1-B (3)

The pin function is switched as shown below according to the combination of the DMAC, TPU, and PPG register settings and P35DDR bit setting.

|             |                                |           | Sett      | ing     |          |
|-------------|--------------------------------|-----------|-----------|---------|----------|
|             |                                | DMAC      | TPU       | PPG     | I/O Port |
| Module Name | Pin Function                   | DACK1B_OE | TIOCB1_OE | PO13_0E | P35DDR   |
| DMAC        | DACK1-B output                 | 1         | _         | _       | _        |
| TPU         | TIOCB1 output                  | 0         | 1         | _       | —        |
| PPG         | PO13 output                    | 0         | 0         | 1       | —        |
| I/O port    | P35 output                     | 0         | 0         | 0       | 1        |
|             | P35 input<br>(initial setting) | 0         | 0         | 0       | 0        |

#### P34/PO12/TIOCA1/TEND1-B (4)

The pin function is switched as shown below according to the combination of the DMAC, TPU, and PPG register settings and P34DDR bit setting.

|             |                                |           | Set       | tting   |          |
|-------------|--------------------------------|-----------|-----------|---------|----------|
|             |                                | DMAC      | TPU       | PPG     | I/O Port |
| Module Name | Pin Function                   | TEND1B_OE | TIOCA1_OE | PO12_0E | P34DDR   |
| DMAC        | TEND1-B output                 | 1         | _         | _       | _        |
| TPU         | TIOCA1 output                  | 0         | 1         | _       | _        |
| PPG         | PO12 output                    | 0         | 0         | 1       |          |
| I/O port    | P34 output                     | 0         | 0         | 0       | 1        |
|             | P34 input<br>(initial setting) | 0         | 0         | 0       | 0        |





Figure 13.32 Count Timing in External Clock Operation

### (2) Output Compare Output Timing

A compare match signal is generated in the final state in which TCNT and TGR match (the point at which the count value matched by TCNT is updated). When a compare match signal is generated, the output value set in TIOR is output at the output compare output pin (TIOC pin). After a match between TCNT and TGR, the compare match signal is not generated until the TCNT input clock is generated.

Figure 13.33 shows output compare output timing.



Figure 13.33 Output Compare Output Timing

### • NDRH\_1

If pulse output groups 6 and 7 have the same output trigger, all eight bits are mapped to the same address and can be accessed at one time, as shown below.

|     |          | Initial |     |  |
|-----|----------|---------|-----|--|
| Bit | Bit Name | Value   | R/W | Description                                      |
| 7   | NDR31    | 0       | R/W | Next Data Register 31 to 24                      |
| 6   | NDR30    | 0       | R/W | The register contents are transferred to the     |
| 5   | NDR29    | 0       | R/W | corresponding PODRH_1 bits by the output trigger |
| 4   | NDR28    | 0       | R/W | specified with OI_1.                             |
| 3   | NDR27    | 0       | R/W |  |
| 2   | NDR26    | 0       | R/W |  |
| 1   | NDR25    | 0       | R/W |  |
| 0   | NDR24    | 0       | R/W |  |
|     |          |         |     |  |

If pulse output groups 6 and 7 have different output triggers, the upper four bits and lower four bits are mapped to different addresses as shown below.

|        |          | Initial |     |   |
|--------|----------|---------|-----|---|
| Bit    | Bit Name | Value   | R/W | Description   |
| 7      | NDR31    | 0       | R/W | Next Data Register 31 to 28                             |
| 6      | NDR30    | 0       | R/W | The register contents are transferred to the            |
| 5      | NDR29    | 0       | R/W | corresponding PODRH_1 bits by the output trigger        |
| 4      | NDR28    | 0       | R/W | specified with t On_1.                                  |
| 3 to 0 | _        | All 1   | _   | Reserved  |
|        |          |         |     | These bits are always read as 1 and cannot be modified. |

| Bit    | Bit Name | Initial<br>Value | R/W | Description   |  |
|--------|----------|------------------|-----|---|--|
| 7 to 4 | _        | All 1            | _   | Reserved  |  |
|        |          |                  |     | These bits are always read as 1 and cannot be modified. |  |
| 3      | NDR27    | 0                | R/W | Next Data Register 27 to 24                             |  |
| 2      | NDR26    | 0                | R/W | The register contents are transferred to the            |  |
| 1      | NDR25    | 0                | R/W | corresponding PODRH_1 bits by the output trigger        |  |
| 0      | NDR24    | 0                | R/W |   |  |

## 14.3.5 PPG Output Mode Register (PMR)

PMR selects the pulse output mode of the PPG for each group. If inverted output is selected, a low-level pulse is output when PODRH is 1 and a high-level pulse is output when PODRH is 0. If non-overlapping operation is selected, PPG updates its output values at compare match A or B of the TPU that becomes the output trigger. For details, refer to section 14.4.4, Non-Overlapping Pulse Output.

| Bit           | 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
|---------------|-------|-------|-------|-------|-------|-------|-------|-------|
| Bit Name      | G3INV | G2INV | G1INV | G0INV | G3NOV | G2NOV | G1NOV | G0NOV |
| Initial Value | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     |
| R/W           | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   |

| D:4 | Dit Nome | Initial |     | Description   |  |  |  |
|-----|----------|---------|-----|---|--|--|--|
| BIt | Bit Name | value   | R/W | Description   |  |  |  |
| 7   | G3INV    | 1       | R/W | Group 3 Inversion   |  |  |  |
|     |          |         |     | Selects direct output or inverted output for pulse output group 3.  |  |  |  |
|     |          |         |     | 0: Inverted output  |  |  |  |
|     |          |         |     | 1: Direct output  |  |  |  |
| 6   | G2INV    | 1       | R/W | Group 2 Inversion   |  |  |  |
|     |          |         |     | Selects direct output or inverted output for pulse output group 2.  |  |  |  |
|     |          |         |     | 0: Inverted output  |  |  |  |
|     |          |         |     | 1: Direct output  |  |  |  |
| 5   | G1INV    | 1       | R/W | Group 1 Inversion   |  |  |  |
|     |          |         |     | Selects direct output or inverted output for pulse output group 1.  |  |  |  |
|     |          |         |     | 0: Inverted output  |  |  |  |
|     |          |         |     | 1: Direct output  |  |  |  |
| 4   | GOINV    | 1       | R/W | Group 0 Inversion   |  |  |  |
|     |          |         |     | Selects direct output or inverted output for pulse output group 0.  |  |  |  |
|     |          |         |     | 0: Inverted output  |  |  |  |
|     |          |         |     | 1: Direct output  |  |  |  |
|     |          |         |     | Selects direct output or inverted output for pulse output<br>group 0.<br>0: Inverted output<br>1: Direct output |  |  |  |



## 14.4.8 Pulse Output Triggered by Input Capture

Pulse output of PPG0 can be triggered by TPU0 input capture as well as by compare match. If TGRA functions as an input capture register in the TPU0 channel selected by PCR, pulse output will be triggered by the input capture signal.

Figure 14.14 shows the timing of this output.

PPG1 cannot be used to trigger pulse output by input capturer.



Figure 14.14 Pulse Output Triggered by Input Capture (Example)

### (3) Pin Output

- Control of output from the TMO0 pin by the bits OS3 to OS0 in TCSR\_0 is in accordance with the 16-bit compare match conditions.
- Control of output from the TMO1 pin by the bits OS3 to OS0 in TCSR\_1 is in accordance with the lower 8-bit compare match conditions.

### 15.6.2 Compare Match Count Mode

When the bits CKS2 to CKS0 in TCR\_1 are set to B'100, TCNT\_1 counts compare match A for channel 0. Channels 0 and 1 are controlled independently. Conditions such as setting of the CMF flag, generation of interrupts, output from the TMO pin, and counter clear are in accordance with the settings for each channel.

# 15.7 Interrupt Sources

### 15.7.1 Interrupt Sources and DTC Activation

• Interrupt in unit 0 and unit 1

There are three interrupt sources for the 8-bit timer (TMR\_0 or TMR\_1): CMIA, CMIB, and OVI. Their interrupt sources and priorities are shown in Table 15.6. Each interrupt source is enabled or disabled by the corresponding interrupt enable bit in TCR or TCSR, and independent interrupt requests are sent for each to the interrupt controller. It is also possible to activate the DTC by means of CMIA and CMIB interrupts (This is available in unit 0 and unit 1 only).

| Signal<br>Name | Name  | Interrupt Source      | Interrupt<br>Flag | DTC<br>Activation | Priority |
|----------------|-------|-----------------------|-------------------|-------------------|----------|
| CMIA0          | CMIA0 | TCORA_0 compare match | CMFA              | Possible          | High     |
| CMIB0          | CMIB0 | TCORB_0 compare match | CMFB              | Possible          |          |
| OVI0           | OVI0  | TCNT_0 overflow       | OVF               | Not possible      | Low      |
| CMIA1          | CMIA1 | TCORA_1 compare match | CMFA              | Possible          | High     |
| CMIB1          | CMIB1 | TCORB_1 compare match | CMFB              | Possible          |          |
| OVI1           | OVI1  | TCNT_1 overflow       | OVF               | Not possible      | Low      |

### Table 15.6 8-Bit Timer (TMR\_0 or TMR\_1) Interrupt Sources (in Unit 0 and Unit 1)





Figure 17.16 Sample Multiprocessor Serial Reception Flowchart (2)



## 18.4.2 Master Transmit Operation

In I<sup>2</sup>C bus format master transmit mode, the master device outputs the transmit clock and transmit data, and the slave device return an acknowledge signal. Figures 18.5 and 18.6 show the operating timings in master transmit mode. The transmission procedure and operations in master transmit mode are described below.

- 1. Set the ICR bit in the corresponding register to 1. Set the ICE bit in ICCRA to 1. Set the WAIT bit in ICMR and the CKS3 to CKS0 bits in ICCRA to 1. (initial setting)
- 2. Read the BSSY flag in ICCRB to confirm that the bus is free. Set the MST and TRS bits in ICCRA to select master transmit mode. Then, write 1 to BBSY and 0 to SCP using the MOV instruction. (The start condition is issued.) This generates the start condition.
- 3. After confirming that TDRE in ICSR has been set, write the transmit data (the first byte shows the slave address and R/W) to ICDRT. After this, when TDRE is automatically cleared to 0, data is transferred from ICDRT to ICDRS. TDRE is set again.
- 4. When transmission of one byte data is completed while TDRE is 1, TEND in ICSR is set to 1 at the rising of the ninth transmit clock pulse. Read the ACKBR bit in ICIER to confirm that the slave device has been selected. Then, write the second byte data to ICDRT. When ACKBR is 1, the slave device has not been acknowledged, so issue a stop condition. To issue the stop condition, write 0 to BBSY and SCP using the MOV instruction. SCL is fixed to a low level until the transmit data is prepared or the stop condition is issued.
- 5. The transmit data after the second byte is written to ICDRT every time TDRE is set.
- 6. Write the number of bytes to be transmitted to ICDRT. Wait until TEND is set (the end of last byte data transmission) while TDRE is 1, or wait for NACK (NACKF in ICSR is 1) from the receive device while ACKE in ICIER is 1. Then, issue the stop condition to clear TEND or NACKF.
- 7. When the STOP bit in ICSR is set to 1, the operation returns to the slave receive mode.

- 3. All peripheral modules enter the reset state.
- 4. "Functioning" or "Halted" is selectable through the setting of bits MSTPA9 and MSTPA8 in MSTPCRA.
- 5. "Retained" or "Undefined" of the contents of RAM is selected by the setting of the bits RAMCUT2 to RAMCUT0 in DPSBYCR.
- 6. Retention or high-impedance for the address bus and bus-control signals ( $\overline{CS0}$  to  $\overline{CS7}$ ,  $\overline{AS}$ ,  $\overline{RD}$ ,  $\overline{HWR}$ , and  $\overline{LWR}$ ) is selected by the setting of the OPE bit in SBYCR.
- 7. Some peripheral modules enter a state where the register values are retained.
- 8. External interrupt, voltage monitoring interrupt\*9
- 9. Supported only by the H8SX/1638L Group.



| Register<br>Abbreviation | Bit<br>31/23/15/7 | Bit<br>30/22/14/6 | Bit<br>29/21/13/5 | Bit<br>28/20/12/4 | Bit<br>27/19/11/3 | Bit<br>26/18/10/2 | Bit<br>25/17/9/1 | Bit<br>24/16/8/0 | Module |
|--------------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--------|
| SMR_1*1                  | C/Ā<br>(GM)       | CHR<br>(BLK)      | PE<br>(PE)        | O/Ē<br>(O/Ē)      | STOP<br>(BCP1)    | MP<br>(BCP0)      | CKS1             | CKS0             | SCI_1  |
| BRR_1                    |                   |                   |                   |                   |                   |                   |                  |                  | -      |
| SCR_1*1                  | TIE               | RIE               | TE                | RE                | MPIE              | TEIE              | CKE1             | CKE0             | -      |
| TDR_1                    |                   |                   |                   |                   |                   |                   |                  |                  | -      |
| SSR_1*1                  | TDRE              | RDRF              | ORER              | FER<br>(ERS)      | PER               | TEND              | MPB              | MPBT             | _      |
| RDR_1                    |                   |                   |                   |                   |                   |                   |                  |                  | -      |
| SCMR_1                   | _                 | _                 | _                 | _                 | SDIR              | SINV              | _                | SMIF             | _      |
| ADDRA_0                  |                   |                   |                   |                   |                   |                   |                  |                  | A/D_0  |
| ADDRB_0                  |                   |                   |                   |                   |                   |                   |                  |                  | -      |
| ADDRC_0                  |                   |                   |                   |                   |                   |                   |                  |                  | -      |
| ADDRD_0                  |                   |                   |                   |                   |                   |                   |                  |                  | -      |
| ADDRE_0                  |                   |                   |                   |                   |                   |                   |                  |                  | -      |
| ADDRF_0                  |                   |                   |                   |                   |                   |                   |                  |                  | -      |
| ADDRG_0                  |                   |                   |                   |                   |                   |                   |                  |                  | -      |
| ADDRH_0                  |                   |                   |                   |                   |                   |                   |                  |                  | -      |
| ADCSR_0                  | ADF               | ADIE              | ADST              | _                 | СНЗ               | CH2               | CH1              | CH0              | _      |
| ADCR_0                   | TRGS1             | TRGS0             | SCANE             | SCANS             | CKS1              | CKS0              |                  | EXTRGS           | _      |
| TCSR                     | OVF               | WT/ĪT             | TME               |                   | _                 | CKS2              | CKS1             | CKS0             | WDT    |
| TCNT                     |                   |                   |                   |                   |                   |                   |                  |                  | _      |
| RSTCSR                   | WOVF              | RSTE              | _                 |                   | _                 | _                 |                  | _                | -      |
| TCR_0                    | CMIEB             | CMIEA             | OVIE              | CCLR1             | CCLR0             | CKS2              | CKS1             | CKS0             | TMR_0  |
| TCR_1                    | CMIEB             | CMIEA             | OVIE              | CCLR1             | CCLR0             | CKS2              | CKS1             | CKS0             | TMR_1  |

### 27.4.2 Control Signal Timing

### Table 27.7 Control Signal Timing

Conditions:  $V_{cc} = PLLV_{cc} = 3.0 \text{ V}$  to  $3.6 \text{ V}^*$ ,  $AV_{cc} = 3.0 \text{ V}$  to 3.6 V,  $V_{ref} = 3.0 \text{ V}$  to  $AV_{cc}$ ,  $V_{ss} = PLLV_{ss} = AV_{ss} = 0 \text{ V}$ ,  $I\phi = 8 \text{ MHz}$  to 50 MHz,  $T_a = -20^{\circ}\text{C}$  to  $+75^{\circ}\text{C}$  (regular specifications),  $T_a = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  (wide-range specifications)

| Item  | Symbol            | Min. | Max. | Unit             | Test Conditions |
|---|-------------------|------|------|------------------|-----------------|
| RES setup time  | t <sub>ress</sub> | 200  | _    | ns               | Figure 27.6     |
| RES pulse width                                       | t <sub>resw</sub> | 20   |      | t <sub>cyc</sub> | _               |
| NMI setup time  | t <sub>nmis</sub> | 150  | _    | ns               | Figure 27.7     |
| NMI hold time   | t <sub>nmin</sub> | 10   |      | ns               | _               |
| NMI pulse width (after leaving software standby mode) | t <sub>nmiw</sub> | 200  | —    | ns               | _               |
| IRQ setup time  | t <sub>iros</sub> | 150  |      | ns               | _               |
| IRQ hold time   | t <sub>irqh</sub> | 10   | _    | ns               | _               |
| IRQ pulse width (after leaving software standby mode) | t <sub>iRQW</sub> | 200  | _    | ns               | _               |

Note: \* Vcc=PLLVcc=2.95 to 3.6V in the H8SX/1638L Group.



Figure 27.6 Reset Input Timing

| Item                | Page | Revision (See Manual for Details)  |              |   |         |        |   |         |
|---------------------|------|------------------------------------|--------------|---|---------|--------|---|---------|
| Section 26. List of | 992  | Added                              |              |   |         |        |   |         |
| Registers           |      | Deep standby backup<br>register 0  | DPSBKR0      | 8 | H'FFBF0 | SYSTEM | 8 | 2lø/3lø |
|                     |      | Deep standby backup<br>register 1  | DPSBKR1      | 8 | H'FFBF1 | SYSTEM | 8 | 2l¢/3l¢ |
|                     |      | Deep standby backup<br>register 2  | DPSBKR2      | 8 | H'FFBF2 | SYSTEM | 8 | 2l¢/3l¢ |
|                     |      | Deep standby backup register 3     | DPSBKR3      | 8 | H'FFBF3 | SYSTEM | 8 | 2l¢/3l¢ |
|                     |      | Deep standby backup register 4     | DPSBKR4      | 8 | H'FFBF4 | SYSTEM | 8 | 2l¢/3l¢ |
|                     |      | Deep standby backup<br>register 5  | DPSBKR5      | 8 | H'FFBF5 | SYSTEM | 8 | 2l¢/3l¢ |
|                     |      | Deep standby backup register 6     | DPSBKR6      | 8 | H'FFBF6 | SYSTEM | 8 | 2l¢/3l¢ |
|                     |      | Deep standby backup register 7     | DPSBKR7      | 8 | H'FFBF7 | SYSTEM | 8 | 2l¢/3l¢ |
|                     |      | Deep standby backup<br>register 8  | DPSBKR8      | 8 | H'FFBF8 | SYSTEM | 8 | 2l¢/3l¢ |
|                     |      | Deep standby backup<br>register 9  | DPSBKR9      | 8 | H'FFBF9 | SYSTEM | 8 | 2l¢/3l¢ |
|                     |      | Deep standby backup<br>register 10 | DPSBKR<br>10 | 8 | H'FFBFA | SYSTEM | 8 | 2l¢/3l¢ |
|                     |      | Deep standby backup<br>register 11 | DPSBKR<br>11 | 8 | H'FFBFB | SYSTEM | 8 | 2l¢/3l¢ |
|                     |      | Deep standby backup<br>register 12 | DPSBKR<br>12 | 8 | H'FFBFC | SYSTEM | 8 | 2l¢/3l¢ |
|                     |      | Deep standby backup<br>register 13 | DPSBKR<br>13 | 8 | H'FFBFD | SYSTEM | 8 | 2l¢/3l¢ |
|                     |      | Deep standby backup register 14    | DPSBKR<br>14 | 8 | H'FFBFE | SYSTEM | 8 | 2l¢/3l¢ |
|                     |      | Deep standby backup<br>register 15 | DPSBKR<br>15 | 8 | H'FFBFF | SYSTEM | 8 | 2lø/3lø |