



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M7
Core Size	32-Bit Single-Core
Speed	300MHz
Connectivity	CANbus, Ethernet, I ² C, IrDA, LINbus, SPI, SSC, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
Number of I/O	44
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	384K x 8
Voltage - Supply (Vcc/Vdd)	1.7V ~ 3.6V
Data Converters	A/D 5x12b; D/A 1x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atsame70j20b-an

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

4. Signal Description

The following table provides details on signal names classified by peripheral.

Table 4-1. Signal Description List

Signal Name	Function	Туре	Active Level	Voltage Reference	Comments	
Power Supplies						
VDDIO	Peripherals I/O Lines Power Supply	Power	-	_	-	
VDDIN	Voltage Regulator Input, AFE, DAC and Analog Comparator Power Supply (see Note)	Power	_	_	_	
VDDOUT	Voltage Regulator Output	Power	-	_	_	
VDDPLL	PLLA Power Supply	Power	_	-	-	
VDDPLLUSB	USB PLL and Oscillator Power Supply	Power	-	-	-	
VDDCORE	Powers the core, the embedded memories and the peripherals	Power	-	_	_	
GND, GNDPLL, GNDPLLUSB, GNDANA, GNDUTMI	Ground	Ground	-	-	-	
VDDUTMII	USB Transceiver Power Supply	Power	-	_	_	
VDDUTMIC	USB Core Power Supply	Power	-	-	-	
GNDUTMI	USB Ground	Ground	-	_	-	
Clocks, Oscillators	and PLLs					
XIN	Main Oscillator Input	Input	_	VDDIO	_	
XOUT	Main Oscillator Output	Output	_		_	
XIN32	Slow Clock Oscillator Input	Input	_		_	
XOUT32	Slow Clock Oscillator Output	Output	-		-	

9. Interconnect

The system architecture is based on the ARM Cortex-M7 processor connected to the main AHB Bus Matrix, the embedded Flash, the multi-port SRAM and the ROM.

The 32-bit AHBP interface is a single 32-bit wide interface that accesses the peripherals connected on the main Bus Matrix. It is used only for data access. Instruction fetches are never performed on the AHBP interface. The bus, AHBP or AXIM, accessing the peripheral memory area [0x40000000 to 0x60000000] is selected in the AHBP control register.

The 32-bit AHBS interface provides system access to the ITCM, D1TCM, and D0TCM. It is connected on the main Bus Matrix and allows the XDMA to transfer from memory or peripherals to the instruction or data TCMs.

The 64-bit AXIM interface is a single 64-bit wide interface connected through two ports of the AXI Bridge to the main AHB Bus Matrix and to two ports of the multi-port SRAM. The AXIM interface allows:

- Instruction fetches
- Data cache linefills and evictions
- Non-cacheable normal-type memory data accesses
- Device and strongly-ordered type data accesses, generally to peripherals

The interleaved multi-port SRAM optimizes the Cortex-M7 accesses to the internal SRAM.

The interconnect of the other masters and slaves is described in 19. Bus Matrix (MATRIX).

The figure below shows the connections of the different Cortex-M7 ports.

Figure 9-1. Interconnect Block Diagram



SAM-BA Boot Program

Command	Action	Arguments	Example
Ν	Set Normal mode	No argument	N#
Т	Set Terminal mode	No argument	T#
0	Write a byte	Address, Value#	O200001,CA#
0	Read a byte	Address,#	o200001,#
Н	Write a half word	Address, Value#	H200002,CAFE#
h	Read a half word	Address,#	h200002,#
W	Write a word	Address, Value#	W200000,CAFEDECA#
W	Read a word	Address,#	w200000,#
S	Send a file	Address,#	S200000,#
R	Receive a file	Address, NbOfBytes#	R200000,1234#
G	Go	Address#	G200200#
V	Display version	No argument	V#

Table 17-2. Commands Available through the SAM-BA Boot

- Mode commands:
 - Normal mode configures SAM-BA Monitor to send/receive data in binary format
 - Terminal mode configures SAM-BA Monitor to send/receive data in ASCII format
- Write commands: Write a byte (O), a halfword (H) or a word (W) to the target
 - Address: Address in hexadecimal
 - Value: Byte, halfword or word to write in hexadecimal
- Read commands: Read a byte (o), a halfword (h) or a word (w) from the target
 - Address: Address in hexadecimal
 - Output: The byte, halfword or word read in hexadecimal
- Send a file (S): Send a file to a specified address
 - Address: Address in hexadecimal
 - **Note:** There is a timeout on this command which is reached when the prompt '>' appears before the end of the command execution.
- Receive a file (R): Receive data into a file from a specified address
 - Address: Address in hexadecimal
 - NbOfBytes: Number of bytes in hexadecimal to receive
- Go (G): Jump to a specified address and execute the code
 - Address: Address to jump in hexadecimal
- Get Version (V): Return the SAM-BA boot version
 Note: In Terminal mode, when the requested command is performed, SAM-BA Monitor adds the following prompt sequence to its answer: <LF>+<CR>+'>'.

17.6.1 UART0 Serial Port

Communication is performed through the UART0 initialized to 115200 Baud, 8, n, 1.

18. Fast Flash Programming Interface (FFPI)

18.1 Description

The Fast Flash Programming Interface (FFPI) provides parallel high-volume programming using a standard gang programmer. The parallel interface is fully handshaked and the device is considered to be a standard EEPROM. Additionally, the parallel protocol offers an optimized access to all the embedded Flash functionalities.

Although the Fast Flash Programming mode is a dedicated mode for high volume programming, this mode is not designed for in-situ programming.

18.2 Embedded Characteristics

- Programming Mode for High-volume Flash Programming Using Gang Programmer
 - Offers Read and Write Access to the Flash Memory Plane
 - Enables Control of Lock Bits and General-purpose NVM Bits
 - Enables Security Bit Activation
 - Disabled Once Security Bit is Set
- Parallel Fast Flash Programming Interface
 - Provides a 16-bit Parallel Interface to Program the Embedded Flash
 - Full Handshake Protocol

18.3 Parallel Fast Flash Programming

18.3.1 Device Configuration

In Fast Flash Programming mode, the device is in a specific test mode. Only a certain set of pins is significant. The rest of the PIOs are used as inputs with a pullup. The crystal oscillator is in Bypass mode. Other pins must be left unconnected.

Figure 18-1. 16-bit Parallel Programming Interface



Chip Identifier (CHIPID)

Chip Name	CHIPID_CIDR	CHIPID_EXID
	(see Notes 1 and 2)	
SAMS70N21	0xA112_0E0x	0x0000001
SAMS70N20	0xA112_0C0x	0x0000001
SAMS70N19	0xA11D_0A0x	0x0000001
SAMS70J21	0xA112_0E0x	0x0000000
SAMS70J20	0xA112_0C0x	0x0000000
SAMS70J19	0xA11D_0A0x	0x0000000
SAMV71Q21	0xA122_0E0x	0x0000002
SAMV71Q20	0xA122_0C0x	0x0000002
SAMV71Q19	0xA12D_0A0x	0x0000002
SAMV71N21	0xA122_0E0x	0x0000001
SAMV71N20	0xA122_0C0x	0x0000001
SAMV71N19	0xA12D_0A0x	0x0000001
SAMV71J21	0xA122_0E0x	0x0000000
SAMV71J20	0xA122_0C0x	0x0000000
SAMV71J19	0xA12D_0A0x	0x0000000
SAMV70Q20	0xA132_0C0x	0x0000002
SAMV70Q19	0xA13D_0A0x	0x0000002
SAMV70N20	0xA132_0C0x	0x0000001
SAMV70N19	0xA13D_0A0x	0x0000001
SAMV70J20	0xA132_0C0x	0x0000000
SAMV70J19	0xA13D_0A0x	0x0000000

1. x = 0 for MRL A devices.

2. x = 1 for MRL B devices.

Figure 30-4. Divider and PLLA Block Diagram



30.6.1 Divider and Phase Lock Loop Programming

The divider can be set between 1 and 255 in steps of 1. When a divider field (DIV) is cleared, the output of the corresponding divider and the PLL output is a continuous signal at level 0. On reset, each DIV field is cleared, thus the corresponding PLL input clock is stuck at '0'.

The PLL (PLLA) allows multiplication of the divider's outputs. The PLL clock signal has a frequency that depends on the respective source signal frequency and on the parameters DIV (DIVA) and MUL (MULA). The factor applied to the source signal frequency is (MUL + 1)/DIV. When MUL is written to '0' or DIV = 0, the PLL is disabled and its power consumption is saved. Note that there is a delay of two SLCK clock cycles between the disable command and the real disable of the PLL. Re-enabling the PLL can be performed by writing a value higher than '0' in the MUL field and DIV higher than '0'.

Whenever the PLL is re-enabled or one of its parameters is changed, the LOCK (LOCKA) bit in PMC_SR is automatically cleared. The values written in the PLLCOUNT field (PLLACOUNT) in CKGR_PLLR (CKGR_PLLAR) are loaded in the PLL counter. The PLL counter then decrements at the speed of SLCK until it reaches '0'. At this time, PMC_SR.LOCK is set and can trigger an interrupt to the processor. The user has to load the number of SLCK cycles required to cover the PLL transient time into the PLLCOUNT field.

To avoid programming the PLL with a multiplication factor that is too high, the user can saturate the multiplication factor value sent to the PLL by setting the PLLA_MMAX field in the PLL Maximum Multiplier Value Register (PMC_PMMR).

It is forbidden to change the MAINCK characteristics (oscillator selection, frequency adjustment of the Main RC oscillator) when:

- MAINCK is selected as the PLLA clock source, and
- MCK is sourced from PLLA.

To change the MAINCK characteristics, the user must:

- 1. Switch the MCK source to MAINCK by writing a '1' to PMC_MCKR.CSS.
- 2. Change the Main RC oscillator frequency (MOSCRCF) or oscillator selection (MOSCSEL) in CKGR_MOR.
- Wait for MOSCRCS (if frequency changes) or MOSCSELS (if oscillator selection changes) in PMC_SR.
- 4. Disable and then enable the PLL.
- 5. Wait for the LOCK flag in PMC_SR.
- 6. Switch back MCK to the PLLA by writing the appropriate value to PMC_MCKR.CSS.

Static Memory Controller (SMC)







Table 35-6. Read and Write Timing Parameters in Slow Clock Mode

Read Parameters	Duration (cycles)	Write Parameters	Duration (cycles)
NRD_SETUP	1	NWE_SETUP	1
NRD_PULSE	1	NWE_PULSE	1
NCS_RD_SETUP	0	NCS_WR_SETUP	0
NCS_RD_PULSE	2	NCS_WR_PULSE	3
NRD_CYCLE	2	NWE_CYCLE	3

35.14.2 Switching from (to) Slow Clock Mode to (from) Normal Mode

When switching from Slow clock mode to Normal mode, the current Slow clock mode transfer is completed at a high clock rate, with the set of Slow clock mode parameters (see Figure 35-33). The external device may not be fast enough to support such timings.

Figure 35-34 illustrates the recommended procedure to switch from one mode to the other.

Static Memory Controller (SMC)

The NCS pulse length must be at least 1 clock cycle.

Bits 6:0 – NWE_PULSE[6:0] NWE Pulse Length The NWE signal pulse length is defined as:

NWE pulse length = (256* NWE_PULSE[6] + NWE_PULSE[5:0]) clock cycles

The NWE pulse length must be at least 1 clock cycle.

DMA Controller (XDMAC)

Offset	Name	Bit Pos.								
		7:0		ROIS	WBEIS	RBEIS	FIS	DIS	LIS	BIS
0.0040		15:8								
0x031C	XDMAC_CIS11	23:16								
		31:24								
		7:0				SA	[7:0]			
		15:8				SA[15:8]			
0x0320	XDMAC_CSA11	23:16				SA[2	3:16]			
		31:24	SA[31:24]							
		7:0				DA	[7:0]			
		15:8				DA[15:8]			
0x0324	XDMAC_CDA11	23:16				DA[2	3:16]			
		31:24				DA[3	1:24]			
		7:0			NDA	[5:0]	-			NDAIF
		15:8				NDA	[13:6]			
0x0328	XDMAC_CNDA11	23:16				NDA	21:14]			
		31:24				NDA	29:221			
		7:0				NDVIE	W[1:0]	NDDUP	NDSUP	NDE
		15:8								
0x032C	XDMAC_CNDC11	23.16								
		31.24								
		7.0				LIBI E	N[7·0]			
		15.8					N[15:8]			
0x0330	XDMAC_CUBC11	23.16								
		20.10				ODLLI	125.10j			
		7:0				BIE	1[7:0]			
		15.9				DLLI	v [7.0]	BIEN	1[11.0]	
0x0334	XDMAC_CBC11	23.16						DLLI	4[11.0]	
		23.10								
		7:0	MEMOET	SW/DEO		DOVINO		MDOI	75(4,0)	тург
		15.0	IVIEIVISE I	SWREQ	OIE.	DSTINC	TL I[1.0]	IVID 312		TTPE
0x0338	XDMAC_CC11	15:8				DVVID		4[4.0]	CSIZE[2:0]	[4.0]
		23:10	WRIP	RDIP	INITD			1[1:0]	SAIN	[1:0]
		31.24								
		7:0				3D3_N				
0x033C	XDMAC_CDS_MSP	15:8					SP[15:8]			
		23:10	DDS_MSP[7:0]							
		31:24				DDS_M	SP[15:8]			
		7:0				SUB	5[7:0]			
0x0340	0x0340 XDMAC_CSUS11					SUBS	5[15:8]			
		23:16				SUBS	[23:16]			
		31:24								
		7:0				DUB	S[7:0]			
0x0344	XDMAC_CDUS11	15:8				DUBS	5[15:8]			
		23:16				DUBS	[23:16]			
		31:24								
0x0348	Reserved									

38.8.26 GMAC IPG Stretch Register

	Name: Offset: Reset: Property:	GMAC_IPGS 0x0BC 0x00000000 -						
Bit	31	30	29	28	27	26	25	24
Access								
Reset								
Bit	23	22	21	20	19	18	17	16
Access					•	•	•	•
Reset								
Bit	15	14	13	12	11	10	9	8
				FL[′	15:8]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
				FL[7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 15:0 - FL[15:0] Frame Length

Bits FL[7:0] are multiplied with the previously transmitted frame length (including preamble), and divided by FL[15:8]+1 (adding 1 to prevent division by zero). RESULT = $\frac{FL[7:0]}{F[15+8]+1}$

If RESULT > 96 and the IP Stretch Enable bit in the Network Configuration Register (GMAC_NCFGR.IPGSEN) is written to '1', RESULT is used for the transmit inter-packet-gap.

38.8.60 GMAC Frames Received Register

Name:	GMAC_FR
Offset:	0x158
Reset:	0x00000000
Property:	Read-only

Bit	31	30	29	28	27	26	25	24
[FRX[31:24]			
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Rit	22	22	21	20	10	19	17	16
Dir [23	22	21	FRXI	23:16]	10	17	10
Access	R	R	R	, R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
[FRX	[15:8]			
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
[FRX	[7:0]			
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Bits 31:0 - FRX[31:0] Frames Received without Error

This bit field counts the number of frames successfully received, excluding pause frames. It is only incremented if the frame is successfully filtered and copied to memory.

SAM E70/S70/V70/V71 Family **GMAC - Ethernet MAC**

38.8.70 GMAC 1519 to Maximum Byte Frames Received Register

	Name: Offset: Reset: Property:	GMAC_TMXBFf 0x180 0x00000000 -	ર						
Bit	31	30	29	28	27	26	25	24	
				NFRX[[31:24]				
Access	R	R	R	R	R	R	R	R	
Reset	0	0	0	0	0	0	0	0	
Bit	23	22	21	20	19	18	17	16	
				NFRX[[23:16]				
Access	R	R	R	R	R	R	R	R	
Reset	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	
				NFRX	[15:8]				
Access	R	R	R	R	R	R	R	R	
Reset	0	0	0	0	0	0	0	0	
Bit	7	6	5	4	3	2	1	0	
				NFR)	K[7:0]				
Access	R	R	R	R	R	R	R	R	
Reset	0	0	0	0	0	0	0	0	

Bits 31:0 - NFRX[31:0] 1519 to Maximum Byte Frames Received without Error

This bit field counts the number of 1519 Byte or above frames successfully received without error. Maximum frame size is determined by the Maximum Frame Size bit (MAXFS, 1536 Bytes) or Jumbo Frame Size bit (JFRAME, 10240 Bytes) in the Network Configuration Register (GMAC NCFGR). Excludes pause frames, and is only incremented if the frame is successfully filtered and copied to memory.

Quad Serial Peripheral Interface (QSPI)

Value	Name	Description
2	TRSFR_WRITE	Write transfer into the serial memory.
		Scrambling is not performed.
3	TRSFR_WRITE_MEMORY	Write data transfer into the serial memory.
		If enabled, scrambling is performed.

Bit 10 – ADDRL Address Length

The ADDRL bit determines the length of the address.

0 (24_BIT): The address is 24 bits long.

1 (32_BIT): The address is 32 bits long.

Bits 9:8 - OPTL[1:0] Option Code Length

The OPTL field determines the length of the option code. The value written in OPTL must be consistent with the value written in the field WIDTH. For example, OPTL = 0 (1-bit option code) is not consistent with WIDTH = 6 (option code sent with QuadSPI protocol, thus the minimum length of the option code is 4 bits).

Value	Name	Description
0	OPTION_1BIT	The option code is 1 bit long.
1	OPTION_2BIT	The option code is 2 bits long.
2	OPTION_4BIT	The option code is 4 bits long.
3	OPTION_8BIT	The option code is 8 bits long.

Bit 7 - DATAEN Data Enable

Value	Description
0	No data is sent/received to/from the serial Flash memory.
1	Data is sent/received to/from the serial Flash memory.

Bit 6 – OPTEN Option Enable

Value	Description
0	The option is not sent to the serial Flash memory.
1	The option is sent to the serial Flash memory.

Bit 5 – ADDREN Address Enable

Value	Description
0	The transfer address is not sent to the serial Flash memory.
1	The transfer address is sent to the serial Flash memory.

Bit 4 – INSTEN Instruction Enable

Value	Description
0	The instruction is not sent to the serial Flash memory.
1	The instruction is sent to the serial Flash memory.

Bits 2:0 – WIDTH[2:0] Width of Instruction Code, Address, Option Code and Data

US_LONMR.TCOL determines whether to terminate transmission or not upon collision notification during preamble transmission.

46.6.10.6.5 Collision Detection After CRC

As defined in "comm_type" on page 64, if comm_type=1 the LON node can be either be configured to ignore collision after the CRC has been sent but prior to the end of the frame.

US_LONMR.CDTAIL determines whether such collision notifications must be considered or not.

46.6.10.6.6 Random Number Generation

The Predictive p-persistent CSMA algorithm defined in the CEA-709.1 Standard is based on a random number generation.

This random number is automatically generated by an internal algorithm.

In addition, a USART IC DIFF register (US_ICDIFF) is available to avoid that two same chips with the same software generate the same random number after reset. The value of this register is used by the internal algorithm to generate the random number. Therefore, putting a different value here for each chip ensures that the random number generated after a reset at the same time, will not be the same. It is recommended to put the chip ID code here.

46.6.10.7 LON Node Backlog Estimation

As defined in the CEA-709 standard, the LON node maintains its own backlog estimation. The node backlog estimation is initially set to 1, will always be greater than 1 and will never exceed 63. If the node backlog estimation exceeds the maximum backlog value, the backlog value is set to 63 and a backlog overflow error flag is set (LBLOVFE flag).

The node backlog estimation is incremented each time a frame is sent or received successfully. The increment to the backlog is encoded into the link layer header, and represents the number of messages that the packet shall cause to be generated upon reception.

The backlog decrements under one of the following conditions:

- On waiting to transmit: If Wbase randomizing slots go by without channel activity.
- On receive: If a packet is received with a backlog increment of '0'.
- On transmit: If a packet is transmitted with a backlog increment of '0'.
- On idle: If a packet cycle time expires without channel activity.

46.6.10.7.1 Optional Collision Detection Feature And Backlog Estimation

Each time a frame is transmitted and a collision occurred, the backlog is incremented by 1. In this case, the backlog increment encoded in the link layer is ignored.

46.6.10.8 LON Timings



46.6.10.8.1 Beta2

A node wishing to transmit generates a random delay T. This delay is an integer number of randomizing slots of duration Beta2.

The beta2 length (in t_{bit}) is configurable through US_FIDI. Note that a length of '0' is not allowed.

Universal Synchronous Asynchronous Receiver Transc...

- Bit 14 LINID LIN Identifier Sent or LIN Identifier Received Interrupt Disable
- Bit 13 LINBK LIN Break Sent or LIN Break Received
- Bit 9 TXEMPTY TXEMPTY Interrupt Disable
- Bit 8 TIMEOUT Timeout Interrupt Disable
- Bit 7 PARE Parity Error Interrupt Disable
- **Bit 6 FRAME** Framing Error Interrupt Disable
- Bit 5 OVRE Overrun Error Interrupt Disable
- Bit 1 TXRDY TXRDY Interrupt Disable
- Bit 0 RXRDY RXRDY Interrupt Disable

optionally have AC-parallel termination near the farthest Device from the Controller to ensure a clean clock by minimizing reflections.





48.6 Functional Description

48.6.1 Link Layer

The MediaLB link layer uses the concept of ChannelAddress, Command, RxStatus, and Data to transport all MOST Network data types and manage MediaLB.

These terms are defined as follows:

ChannelAddress:

A 16-bit token, which is sent on the MLBS line by the MediaLB Controller at the end of a physical channel. A unique ChannelAddress defines a logical channel and grants a particular physical channel to a transmitting (Tx) and a receiving (Rx) MediaLB Device.

• Command:

A byte-wide value sent by the transmitting (Tx) MediaLB Device on the MLBS line at the start of a physical channel. This command byte indicates the data type and additional control information to the Rx MediaLB Device. The Tx Device also outputs data on the MLBD signal during the same physical channel that Command is sent.

RxStatus:

© 2018 Microchip Technology Inc.

Media Local Bus (MLB)

Field	No. of Bits	Description	Accessibility
		Reserved for synchronous and isochronous channels.	
MEP1 1		Most Ethernet Packet (MEP) indicator for ping buffer page: 0 = Not MEP	Rsvd for Tx r,u ⁽¹⁾ ,c0 ⁽²⁾ for Rx
		1 = MEP	
		MEP1 only valid for the first page of a segmented buffer.	
		Reserved for control, synchronous and isochronous channels.	
MEP2	1	MEP packet indicator for pong buffer page: 0 = not MEP	Reserved for Tx r,u ⁽¹⁾ ,c0 ⁽²⁾ for Rx
		1 = MEP MEP2 only valid for the first page of a segmented buffer.	
		Reserved for control, synchronous and isochronous channels.	
BD1 ⁽²⁾	11 to 13	Buffer depth for ping buffer page: 11 or 12-bits for asynchronous and control channels.	r,w
		13-bits for synchronous and isochronous channels.	
BD2 ⁽²⁾	11 to 13	Buffer depth for pong buffer page: 11 or 12-bits for asynchronous and control channels.	r,w
		13-bits for synchronous and isochronous channels.	
BA1	32	Buffer base address for ping buffer page	r,w
BA2	32	Buffer base address for pong buffer page	r,w
Reserved	varies	Software writes a zero to all Reserved bits when the entry is initialized. The reserved bits are Read-only after initialization.	r,w,u ⁽¹⁾

Note:

- 1. "u" means "Updated periodically by hardware".
- 2. "c0" means "Cleared by writing a 0".
- 3. The buffer depth (BD1 and BD2) for synchronous channels must consider if Multi-Frame per Subbuffer mode is enabled.

Data exchange across the AHB interface can be configured as Little Endian (LE = 1) or Big Endian (LE = 0). The following figure provides an overview of the endian options, chosen by an ADT descriptor field.

Pulse Width Modulation Controller (PWM)



51.6.2.10 Update Time for Double-Buffering Registers

All channels integrate a double-buffering system in order to prevent an unexpected output waveform while modifying the period, the spread spectrum value, the polarity, the duty-cycle, the dead-times, the output override, and the synchronous channels update period.

This double-buffering system comprises the following update registers:

- PWM Sync Channels Update Period Update Register
- PWM Output Selection Set Update Register
- PWM Output Selection Clear Update Register
- PWM Spread Spectrum Update Register
- PWM Channel Duty Cycle Update Register
- PWM Channel Period Update Register
- PWM Channel Dead Time Update Register
- PWM Channel Mode Update Register

When one of these update registers is written to, the write is stored, but the values are updated only at the next PWM period border. In Left-aligned mode (CALG = 0), the update occurs when the channel counter reaches the period value CPRD. In Center-aligned mode, the update occurs when the channel counter value is decremented and reaches the 0 value.

In Center-aligned mode, it is possible to trigger the update of the polarity and the duty-cycle at the next half period border. This mode concerns the following update registers:

- PWM Channel Duty Cycle Update Register
- PWM Channel Mode Update Register

The update occurs at the first half period following the write of the update register (either when the channel counter value is incrementing and reaches the period value CPRD, or when the channel counter value is decrementing and reaches the 0 value). To activate this mode, the user must write a one to the bit UPDS in the PWM Channel Mode Register.

Advanced Encryption Standard (AES)

Name: Offset: Reset: Property:		AES_ISR 0x1C 0x00000000 Read-only						
Bit	31	30	29	28	27	26	25	24
Access								
Reset								
Bit	23	22	21	20	19	18	17	16
								TAGRDY
Access		•					•	R
Reset								0
Bit	15	14	13	12	11	10	9	8
		URA	T[3:0]					URAD
Access	R	R	R	R				R
Reset	0	0	0	0				0
_								
Bit	7	6	5	4	3	2	1	0
								DATRDY
Access								R
Reset								0

57.5.6 AES Interrupt Status Register

Bit 16 – TAGRDY GCM Tag Ready

Value	Description
0	GCM Tag is not valid.
1	GCM Tag generation is complete (cleared by reading GCM Tag, starting another processing or when writing a new key).

Bits 15:12 – URAT[3:0] Unspecified Register Access (cleared by writing SWRST in AES_CR) Only the last Unspecified Register Access Type is available through the URAT field.

Value	Name	Description
0	IDR_WR_PROCESSING	Input Data register written during the data processing when
		SMOD = 2 mode.
1	ODR_RD_PROCESSING	Output Data register read during the data processing.
2	MR_WR_PROCESSING	Mode register written during the data processing.
3	ODR_RD_SUBKGEN	Output Data register read during the sub-keys generation.
4	MR_WR_SUBKGEN	Mode register written during the sub-keys generation.
5	WOR_RD_ACCESS	Write-only register read access.

Bit 8 – URAD Unspecified Register Access Detection Status (cleared by writing SWRST in AES_CR)

Note:

1. These characteristics apply only when the 32.768 kHz crystal oscillator is in Bypass mode.

59.4.6 3 to 20 MHz Crystal Oscillator Characteristics Table 59-23. 3 to 20 MHz Crystal Oscillator Characteristics

Symbol	Parameter	Conditions		Тур	Max	Unit
f _{OSC}	Operating Frequency	Normal mode with crystal	3	_	20	MHz
t _{START}	Startup Time	3 MHz, C _{SHUNT} = 3 pF	_	_	40	ms
		12 MHz, C_{SHUNT} = 7 pF with C_{M} = 1.6 fF	_	_	6	ms
		20 MHz, C_{SHUNT} = 7 pF with C_{M} = 1.6 fF	_	_	5.7	ms
I _{DDON}	Current Consumption (on VDDIO)	3 MHz	_	230	_	μA
		12 MHz	_	390	_	μA
		20 MHz	_	450	_	μA
CL	Internal Equivalent Load Capacitance	Integrated Load Capacitance	7.5	9	10.5	pF
		$(X_{IN} and X_{OUT} in series)$				

Figure 59-10. 3 to 20 MHz Crystal Oscillator Schematics



 $C_{LEXT} = 2 \times (C_{CRYSTAL} - C_L - C_{PCB})$

where, C_{PCB} is the capacitance of the printed circuit board (PCB) track layout from the crystal to the pin.

59.4.7 3 to 20 MHz Crystal Characteristics Table 59-24. 3 to 20 MHz Crystal Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
ESR	Equivalent Series Resistor	Fundamental at 3 MHz	-	_	150	Ohm
		Fundamental at 8 MHz			140	
		Fundamental at 12 MHz			120	
		Fundamental at 16 MHz			80	
		Fundamental at 20 MHz			50	
C _M	Motional capacitance	Fundamental at 3 MHz	3	_	8	fF
		Fundamental at 8–20 MHz	1.6	_	8	