E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M7
Core Size	32-Bit Single-Core
Speed	300MHz
Connectivity	CANbus, Ethernet, I ² C, IrDA, LINbus, MMC/SD/SDIO, QSPI, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
Number of I/O	75
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256K x 8
Voltage - Supply (Vcc/Vdd)	1.62V ~ 3.6V
Data Converters	A/D 10x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atsame70n19a-ant

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Parallel Input/Output Controller (PIO)

32.6.1.24 PIO Peripheral ABCD Select Register 1

Name:	PIO_ABCDSR1
Offset:	0x0070
Reset:	0x00000000
Property:	Read/Write

This register can only be written if the WPEN bit is cleared in the PIO Write Protection Mode Register.

Bit	31	30	29	28	27	26	25	24
	P31	P30	P29	P28	P27	P26	P25	P24
Access		•	•		•	•	•	
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
	P23	P22	P21	P20	P19	P18	P17	P16
Access		•	•					
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
	P15	P14	P13	P12	P11	P10	P9	P8
Access		·	·					
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	P7	P6	P5	P4	P3	P2	P1	P0
Access	<u> </u>	•	•	•	•	•	•	•
Reset	0	0	0	0	0	0	0	0

Bits 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 – P PIO Peripheral Select

If the same bit is set to '0' in PIO_ABCDSR2:

0: Assigns the I/O line to the Peripheral A function.

1: Assigns the I/O line to the Peripheral B function.

If the same bit is set to '1' in PIO_ABCDSR2:

0: Assigns the I/O line to the Peripheral C function.

1: Assigns the I/O line to the Peripheral D function.

Parallel Input/Output Controller (PIO)

	Name: Offset: Property:	PIO_AIMER 0x00B0 Write-only						
Bit	31	30	29	28	27	26	25	24
	P31	P30	P29	P28	P27	P26	P25	P24
Access								
Reset								
Bit	23	22	21	20	19	18	17	16
	P23	P22	P21	P20	P19	P18	P17	P16
Access Reset								
Bit	15	14	13	12	11	10	9	8
	P15	P14	P13	P12	P11	P10	P9	P8
Access		•						
Reset								
Bit	7	6	5	4	3	2	1	0
	P7	P6	P5	P4	P3	P2	P1	P0
Access								
Reset								

32.6.1.36 PIO Additional Interrupt Modes Enable Register

Bits 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 – P PIO Additional Interrupt Modes Enable

Value	Description
0	No effect.
1	The interrupt source is the event described in PIO_ELSR and PIO_FRLHSR.

Static Memory Controller (SMC)

35.16.1.4 SMC Mode Register

 Name:
 SMC_MODE[0..3]

 Offset:
 0x00

 Reset:
 0

 Property:
 R/W

This register can only be written if the WPEN bit is cleared in the "SMC Write Protection Mode Register" .

Bit	31	30	29	28	27	26	25	24
			PS[1:0]					PMEN
Access							•	
Reset			0	0				0
Bit	23	22	21	20	19	18	17	16
				TDF_MODE		TDF_CY	CLES[3:0]	
Access								
Reset				0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
				DBW				BAT
Access						-		
Reset				0				0
Bit	7	6	5	4	3	2	1	0
			EXNW_N	IODE[1:0]			WRITE_MODE	READ_MODE
Access			•			•		
Reset			0	0			0	0

The user must confirm the SMC configuration by writing any one of the SMC_MODE registers.

Bits 29:28 - PS[1:0] Page Size

If page mode is enabled, this field indicates the size of the page in bytes.

Value	Name	Description
0	4_BYTE	4-byte page
1	8_BYTE	8-byte page
2	16_BYTE	16-byte page
3	32_BYTE	32-byte page

Bit 24 – PMEN Page Mode Enabled

Value	Description
0	Standard read is applied.
1	Asynchronous burst read in page mode is applied on the corresponding chip select.

Bit 20 – TDF_MODE TDF Optimization

GMAC - Ethernet MAC

Offset	Name	Bit Pos.								
		31:24			TSUTIMCMP	WOL	RXLPISBC	SRI	PDRSFT	PDRQFT
		7:0	TCOMP	TFC	RLEX	TUR	TXUBR	RXUBR	RCOMP	MFS
0,200		15:8	EXINT	PFTR	PTZ	PFNZ	HRESP	ROVR		
0x2C	GMAC_IDR	23:16	PDRSFR	PDRQFR	SFT	DRQFT	SFR	DRQFR		
		31:24			TSUTIMCMP	WOL	RXLPISBC	SRI	PDRSFT	PDRQFT
		7:0	TCOMP	TFC	RLEX	TUR	TXUBR	RXUBR	RCOMP	MFS
0x30	GMAC_IMR	15:8	EXINT	PFTR	PTZ	PFNZ	HRESP	ROVR		
0,50	GWAC_IWIX	23:16	PDRSFR	PDRQFR	SFT	DRQFT	SFR	DRQFR		
	31:24			TSUTIMCMP	WOL	RXLPISBC	SRI	PDRSFT	PDRQFT	
		7:0				DAT	A[7:0]			
0x34	GMAC_MAN	15:8				DATA	[15:8]			
0704		23:16	PHYA[0:0]			REGA[4:0]			WTN	V [1:0]
		31:24	WZO	CLTTO	OP[1:0]		PHY	A[4:1]	
		7:0		RPQ[7:0]						
0x38	GMAC_RPQ	15:8				RPQ	[15:8]			-
0,00		23:16								
	31:24									
		7:0				TPG	Q[7:0]			
0x3C	0x3C GMAC TPQ	15:8				TPQ	[15:8]			
0.00		23:16								
		31:24								
		7:0	TPB1ADR[7:0]							
0x40	GMAC_TPSF	15:8	TPB1ADR[11:8]							
0,110		23:16								
		31:24	ENTXP							
		7:0		1		RPB1A	DR[7:0]			
0x44	GMAC_RPSF	15:8						RPB1A	DR[11:8]	
	_	23:16								
		31:24	ENRXP							
		7:0				FML	_[7:0]			
0x48	GMAC_RJFML	15:8					FML[13:8]		
	_	23:16								
		31:24								
0x4C										
	Reserved									
0x7F		7.0					D[7:0]			
		7:0					R[7:0]			
0x80	GMAC_HRB	15:8					R[15:8]			
		23:16					[23:16]			
		31:24 7:0					[31:24] R[7:0]			
0x84	GMAC_HRT	15:8 23:16					R[15:8]			
		31:24					[23:16] [31:24]			
		7:0					R[7:0]			
0x88	GMAC_SAB1	15:8								
		δ.CI				ADDF	R[15:8]			

38.8.29 GMAC Specific Address 1 Mask Bottom

GMAC_SAMB1

Name:


Offset: Reset: Property:	0x0C8 0x00000000 -						
31	30	29	28	27	26	25	24
			ADDR	[31:24]			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
23	22	21	20	19	18	17	16
			ADDR	[23:16]			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
15	14	13	12	11	10	9	8
			ADDF	8[15:8]			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
7	6	5	4	3	2	1	0
			ADD	R[7:0]			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
	Reset: Property: 31 R/W 0 23 R/W 0 15 R/W 0 7 R/W	Reset: 0x0000000 Property: - 31 30 31 30 R/W R/W 0 0 23 22 R/W R/W 0 0 15 14 R/W R/W 0 0 15 14 7 6 R/W R/W	Reset: 0x0000000 Property: - 31 30 29 31 30 29 R/W R/W R/W 0 0 0 23 22 21 R/W R/W R/W 0 0 0 15 14 13 R/W R/W R/W 0 0 0 7 6 5 R/W R/W R/W	Reset: 0x0000000 Property: - 31 30 29 28 ADDR ADDR R/W R/W R/W Q 0 0 0 0 23 22 21 20 23 22 21 20 R/W R/W R/W ADDR 0 0 0 0 15 14 13 12 ADDR R/W R/W ADDR 0 0 0 0 15 14 13 12 ADDR ADDR ADDR R/W R/W R/W ADDR Q 0 0 0 0 15 14 13 12 ADDR R/W R/W R/W R/W ADDR Q 0 0 0 0 0 7 6 5 4 ADDR R/W R/W R/W R/W ADDR <td>Reset: 0x0000000 Property: - 31 30 29 28 27 ADDR[31:24] ADDR[31:24] ADDR[31:24] ADDR[31:24] R/W R/W R/W R/W Q 0 0 0 0 0 23 22 21 20 19 ADDR[23:16] ADDR[23:16] ADDR[23:16] ADDR[30] R/W R/W R/W R/W Q 0 0 0 0 0 15 14 13 12 11 ADDR[15:8] R/W R/W R/W Q 0 0 0 0 0 0 7 6 5 4 3 3 7 6 5 4 3 7 7 8 ADDR[7:0] 3</td> <td>Reset: 0x00000000 Property: - 31 30 29 28 27 26 ADDR[31:24] ADDR[31:24] - <td< td=""><td>Reset: 0x00000000 Property: - 31 30 29 28 27 26 25 ADDR[31:24] ADDR[31:24] R/W R/W R/W R/W R/W 0 0 0 0 0 0 0 0 23 22 21 20 19 18 17 ADDR[23:16] I ADDR[23:16] I I 10 9 R/W R/W R/W R/W R/W R/W 0 0 0 15 14 13 12 11 10 9 IS 14 13 12 11 10 9 IS 14 13 12 11 0 0 0 0 0 0 0 0 0 0 0 0 0 1 R/W R/W R/W R/W R/W R/W</td></td<></td>	Reset: 0x0000000 Property: - 31 30 29 28 27 ADDR[31:24] ADDR[31:24] ADDR[31:24] ADDR[31:24] R/W R/W R/W R/W Q 0 0 0 0 0 23 22 21 20 19 ADDR[23:16] ADDR[23:16] ADDR[23:16] ADDR[30] R/W R/W R/W R/W Q 0 0 0 0 0 15 14 13 12 11 ADDR[15:8] R/W R/W R/W Q 0 0 0 0 0 0 7 6 5 4 3 3 7 6 5 4 3 7 7 8 ADDR[7:0] 3	Reset: 0x00000000 Property: - 31 30 29 28 27 26 ADDR[31:24] ADDR[31:24] - <td< td=""><td>Reset: 0x00000000 Property: - 31 30 29 28 27 26 25 ADDR[31:24] ADDR[31:24] R/W R/W R/W R/W R/W 0 0 0 0 0 0 0 0 23 22 21 20 19 18 17 ADDR[23:16] I ADDR[23:16] I I 10 9 R/W R/W R/W R/W R/W R/W 0 0 0 15 14 13 12 11 10 9 IS 14 13 12 11 10 9 IS 14 13 12 11 0 0 0 0 0 0 0 0 0 0 0 0 0 1 R/W R/W R/W R/W R/W R/W</td></td<>	Reset: 0x00000000 Property: - 31 30 29 28 27 26 25 ADDR[31:24] ADDR[31:24] R/W R/W R/W R/W R/W 0 0 0 0 0 0 0 0 23 22 21 20 19 18 17 ADDR[23:16] I ADDR[23:16] I I 10 9 R/W R/W R/W R/W R/W R/W 0 0 0 15 14 13 12 11 10 9 IS 14 13 12 11 10 9 IS 14 13 12 11 0 0 0 0 0 0 0 0 0 0 0 0 0 1 R/W R/W R/W R/W R/W R/W

Bits 31:0 – ADDR[31:0] Specific Address 1 Mask

Setting a bit to '1' masks the corresponding bit in the Specific Address 1 Bottom register (GMAC_SAB1).

USB High-Speed Interface (USBHS)

Figure 39-16. USB Communication Flow




In Host mode, the USBHS associates a pipe to a device endpoint, considering the device configuration descriptors.

39.5.3.2 Power-On and Reset

The following figure describes the USBHS Host mode main states.

Figure 39-17. Host Mode Main States



After a hardware reset, the USBHS Host mode is in the Reset state.

When the USBHS is enabled (USBHS_CTRL.USBE = 1) in Host mode (USBHS_CTRL.UIMOD = 0), it goes to the Idle state. In this state, the controller waits for a device connection with a minimal power consumption. The USB pad should be in the Idle state. Once a device is connected, the USBHS enters the Ready state, which does not require the USB clock to be activated.

The controller enters the Suspend state when the USB bus is in a "Suspend" state, i.e., when the Host mode does not generate the "Start of Frame (SOF)". In this state, the USB consumption is minimal. The Host mode exits the Suspend state when starting to generate the SOF over the USB line.

39.5.3.3 Device Detection

A device is detected by the USBHS Host mode when D+ or D- is no longer tied low, i.e., when the device D+ or D- pull-up resistor is connected. The bit USBHS_SFR.VBUSRQS must be set to '1' to enable this detection.

Note: The VBUS supply is not managed by the USBHS interface. It must be generated on-board.

The device disconnection is detected by the host controller when both D+ and D- are pulled down.

USB High-Speed Interface (USBHS)

Value Description

• (INRQ+1) In requests have been processed.

• A Pipe Reset (USBHS_HSTPIP.PRSTx rising) has occurred.

• A Pipe Enable (USBHS_HSTPIP.PEN rising) has occurred.

Bit 16 – PDISHDMA Pipe Interrupts Disable HDMA Request Enable See the USBHS_DEVEPTIMR.EPDISHDMA bit description.

Bit 14 – FIFOCON FIFO Control

For OUT and SETUP pipes:

0: Cleared when USBHS_HSTPIPIDR.FIFOCONC = 1. This sends the FIFO data and switches the bank.

1: Set when the current bank is free, at the same time as USBHS_HSTPIPISR.TXOUTI or TXSTPI.

For IN pipes:

0: Cleared when USBHS_HSTPIPIDR.FIFOCONC = 1. This frees the current bank and switches to the next bank.

1: Set when a new IN message is stored in the current bank, at the same time as USBHS_HSTPIPISR.RXINI.

Bit 12 – NBUSYBKE Number of Busy Banks Interrupt Enable

Value	Description
0	Cleared when USBHS_HSTPIPIDR.NBUSYBKEC = 1. This disables the Transmitted IN
	Data interrupt (USBHS_HSTPIPIMR.NBUSYBKE).
1	Set when USBHS_HSTPIPIER.NBUSYBKES = 1. This enables the Transmitted IN Data
	interrupt (USBHS_HSTPIPIMR.NBUSYBKE).

Bit 7 – SHORTPACKETIE Short Packet Interrupt Enable

If this bit is set for non-control OUT pipes, a short packet transmission is guaranteed upon ending a DMA transfer, thus signaling an end of transfer, provided that the End of DMA Buffer Output Enable (USBHS_HSTDMACONTROL.END_B_EN) bit and the Automatic Switch (USBHS_HSTPIPCFG.AUTOSW) bit = 1.

Value	Description
0	Cleared when USBHS_HSTPIPIDR.SHORTPACKETEC = 1. This disables the Transmitted
	interrupt Data IT (USBHS_HSTPIPIMR.SHORTPACKETE).
1	Set when USBHS_HSTPIPIER.SHORTPACKETIES = 1. This enables the Transmitted IN
	Data interrupt (USBHS_HSTPIPIMR.SHORTPACKETIE).


Bit 6 – CRCERRE CRC Error Interrupt Enable

Value	Description
0	Cleared when USBHS_HSTPIPIDR.CRCERREC = 1. This disables the Transmitted IN Data
	interrupt (USBHS_HSTPIPIMR.CRCERRE).
1	Set when USBHS_HSTPIPIER.CRCERRES = 1. This enables the Transmitted IN Data
	interrupt (USBHS_HSTPIPIMR.CRCERRE).

Bit 5 – OVERFIE Overflow Interrupt Enable

Serial Peripheral Interface (SPI)

The figure below shows the behavior of Transmit Data Register Empty (TDRE), Receive Data Register (RDRF) and Transmission Register Empty (TXEMPTY) status flags within SPI_SR during an 8-bit data transfer in Fixed mode without the DMA involved.





41.7.3.3 Clock Generation

The SPI Baud rate clock is generated by dividing the peripheral clock by a value between 1 and 255.

If SPI_CSRx.SCBR is programmed to 1, the operating baud rate is peripheral clock (refer to the section "Electrical Characteristics" for the SPCK maximum frequency). Triggering a transfer while SPI_CSRx.SCBR is at 0 can lead to unpredictable results.

At reset, SPI_CSRx.SCBR=0 and the user has to program it to a valid value before performing the first transfer.

The divisor can be defined independently for each chip select, as it has to be programmed in SPI_CSRx.SCBR. This allows the SPI to automatically adapt the baud rate for each interfaced peripheral without reprogramming.

Related Links

58. Electrical Characteristics for SAM V70/V71

41.7.3.4 Transfer Delays

The following figure shows a chip select transfer change and consecutive transfers on the same chip select. Three delays can be programmed to modify the transfer waveforms:

 Delay between the chip selects—programmable only once for all chip selects by writing field SPI_MR.DLYBCS. The SPI slave device deactivation delay is managed through DLYBCS. If there is only one SPI slave device connected to the master, DLYBCS does not need to be configured. If several slave devices are connected to a master, DLYBCS must be configured depending on the highest deactivation delay. Refer to details on the SPI slave device in the section "Electrical Characteristics".

Two-wire Interface (TWIHS)




Figure 43-6. Master Write with One-Byte Internal Address and Multiple Data Bytes

43.6.3.4 Master Receiver Mode

Master Receiver mode is not available if High-speed mode is selected.

The read sequence begins by setting the START bit. After the START condition has been sent, the master sends a 7-bit slave address to notify the slave device. The bit following the slave address indicates the transfer direction, 1 in this case (MREAD = 1 in TWIHS_MMR). During the acknowledge clock pulse (9th pulse), the master releases the data line (HIGH), enabling the slave to pull it down in order to generate the acknowledge. The master polls the data line during this clock pulse and sets TWIHS_SR.NACK if the slave does not acknowledge the byte.

If an acknowledge is received, the master is then ready to receive data from the slave. After data has been received, the master sends an acknowledge condition to notify the slave that the data has been received except for the last data (see Master Read with One Data Byte). When TWIHS_SR.RXRDY is set, a character has been received in the Receive Holding register (TWIHS_RHR). The RXRDY bit is reset when reading the TWIHS_RHR.

When a single data byte read is performed, with or without internal address (IADR), the START and STOP bits must be set at the same time. See Master Read with One Data Byte. When a multiple data byte read is performed, with or without internal address (IADR), the STOP bit must be set after the next-to-last data received (same condition applies for START bit to generate a REPEATED START). See Master Read with Multiple Data Bytes. For internal address usage, see Internal Address.

If TWIHS_RHR is full (RXRDY high) and the master is receiving data, the serial clock line is tied low before receiving the last bit of the data and until the TWIHS_RHR is read. Once the TWIHS_RHR is read, the master stops stretching the serial clock line and ends the data reception. See Master Read Clock Stretching with Multiple Data Bytes.

WARNING When receiving multiple bytes in Master Read mode, if the next-to-last access is not read (the RXRDY flag remains high), the last access is not completed until TWIHS_RHR is read. The last access stops on the next-to-last bit (clock stretching). When the TWIHS_RHR is read, there is only half a bit period to send the STOP (or START) command, else another read access might occur (spurious access).

A possible workaround is to set the STOP (or START) bit before reading the TWIHS_RHR on the next-tolast access (within IT handler).

Two-wire Interface (TWIHS)

43.6.5.8 Asynchronous Partial Wakeup (SleepWalking)

The TWIHS includes an asynchronous start condition detector. It is capable of waking the device up from a Sleep mode upon an address match (and optionally an additional data match), including Sleep modes where the TWIHS peripheral clock is stopped.

After detecting the START condition on the bus, the TWIHS stretches TWCK until the TWIHS peripheral clock has started. The time required for starting the TWIHS depends on which Sleep mode the device is in. After the TWIHS peripheral clock has started, the TWIHS releases its TWCK stretching and receives one byte of data (slave address) on the bus. At this time, only a limited part of the device, including the TWIHS module, receives a clock, thus saving power. If the address phase causes a TWIHS address match (and, optionally, if the first data byte causes data match as well), the entire device is woken up and normal TWIHS address matching actions are performed. Normal TWIHS transfer then follows. If the TWIHS is not addressed (or if the optional data match fails), the TWIHS peripheral clock is automatically stopped and the device returns to its original Sleep mode.

The TWIHS has the capability to match on more than one address. The SADR1EN, SADR2EN and SADR3EN bits in TWIHS_SMR enable address matching on additional addresses which can be configured through SADR1, SADR2 and SADR3 fields in the TWIHS_SWMR. The SleepWalking matching process can be extended to the first received data byte if TWIHS_SMR.DATAMEN is set and, in this case, a complete matching includes address matching and first received data matching. TWIHS_SWMR.DATAM configures the data to match on the first received byte.

When the system is in Active mode and the TWIHS enters Asynchronous Partial Wakeup mode, the flag SVACC must be programmed as the unique source of the TWIHS interrupt and the data match comparison must be disabled.

When the system exits Wait mode as the result of a matching condition, the SVACC flag is used to determine if the TWIHS is the source of exit.




Figure 43-39. Address Match Only (Data Matching Disabled)

Two-wire Interface (TWIHS)

43.7.2 TWIHS Master Mode Register

	Name: Offset: Reset: Property:	TWIHS_MMR 0x04 0x00000000 Read/Write						
Bit	31	30	29	28	27	26	25	24
Access Reset								
Bit	23	22	21	20	19	18	17	16
					DADR[6:0]			
Access		R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset		0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
				MREAD			IADR	SZ[1:0]
Access		-		R/W			R/W	R/W
Reset				0			0	0
Bit	7	6	5	4	3	2	1	0
Access		·						

Reset

Bits 22:16 - DADR[6:0] Device Address

The device address is used to access slave devices in Read or Write mode. These bits are only used in Master mode.

Bit 12 - MREAD Master Read Direction

Value	Description
0	Master write direction.
1	Master read direction.

Bits 9:8 – IADRSZ[1:0] Internal Device Address Size

Value	Name	Description
0	NONE	No internal device address
1	1_BYTE	One-byte internal device address
2	2_BYTE	Two-byte internal device address
3	3_BYTE	Three-byte internal device address

43.7.11 TWIHS Interrupt Mask Register

Name:	TWIHS_IMR
Offset:	0x2C
Reset:	0x00000000
Property:	Read-only

The following configuration values are valid for all listed bit names of this register:

0: The corresponding interrupt is disabled.

1: The corresponding interrupt is enabled.

Bit	31	30	29	28	27	26	25	24
Access								
Reset								
Bit	23	22	21	20	19	18	17	16
			SMBHHM	SMBDAM	PECERR	TOUT		MCACK
Access			R	R	R	R		R
Reset			0	0	0	0		0
Bit	15	14	13	12	11	10	9	8
					EOSACC	SCL_WS	ARBLST	NACK
Access					R	R	R	R
Reset					0	0	0	0
Bit	7	6	5	4	3	2	1	0
	UNRE	OVRE	GACC	SVACC		TXRDY	RXRDY	TXCOMP
Access	R	R	R	R		R	R	R
Reset	0	0	0	0		0	0	0


Bit 21 – SMBHHM SMBus Host Header Address Match Interrupt Mask

Bit 20 – SMBDAM SMBus Default Address Match Interrupt Mask

- Bit 19 PECERR PEC Error Interrupt Mask
- Bit 18 TOUT Timeout Error Interrupt Mask
- Bit 16 MCACK Master Code Acknowledge Interrupt Mask
- Bit 11 EOSACC End Of Slave Access Interrupt Mask
- Bit 10 SCL_WS Clock Wait State Interrupt Mask
- Bit 9 ARBLST Arbitration Lost Interrupt Mask
- Bit 8 NACK Not Acknowledge Interrupt Mask

Universal Synchronous Asynchronous Receiver Transc...

Figure 46-44. Frame Slot Mode



46.6.9.14 LIN Errors

46.6.9.14.1 Bit Error

This error is generated in master of slave node configuration, when the USART is transmitting and if the transmitted value on the Tx line is different from the value sampled on the Rx line. If a bit error is detected, the transmission is aborted at the next byte border.

This error is reported by flag US_CSR.LINBE.

46.6.9.14.2 Inconsistent Synch Field Error

This error is generated in slave node configuration, if the Synch Field character received is other than 0x55.

This error is reported by flag US_CSR.LINISFE.

46.6.9.14.3 Identifier Parity Error

This error is generated in slave node configuration, if the parity of the identifier is wrong. This error can be generated only if the parity feature is enabled (PARDIS = 0).

This error is reported by flag US_CSR.LINIPE.

46.6.9.14.4 Checksum Error

This error is generated in master of slave node configuration, if the received checksum is wrong. This flag can be set to 1 only if the checksum feature is enabled (CHKDIS = 0).

This error is reported by flag US_CSR.LINCE.

46.6.9.14.5 Slave Not Responding Error

This error is generated in master of slave node configuration, when the USART expects a response from another node (NACT = SUBSCRIBE) but no valid message appears on the bus within the time given by the maximum length of the message frame, $t_{Frame_Maximum}$ (see Frame Slot Mode). This error is disabled if the USART does not expect any message (NACT = PUBLISH or NACT = IGNORE).

This error is reported by flag US_CSR.LINSNRE.

46.6.9.14.6 Synch Tolerance Error

This error is generated in slave node configuration if, after the clock synchronization procedure, it appears that the computed baudrate deviation compared to the initial baudrate is superior to the maximum tolerance FTol_Unsynch (±15%).

This error is reported by flag US_CSR.LINSTE.

46.6.10.8.2 Beta1 Tx/Rx

Beta1 is the period immediately following the end of a packet cycle (see Figure 46-59). A node attempting to transmit monitors the state of the channel, and if it detects no transmission during the Beta1 period, it determines the channel to be idle.

The Beta1 value is different depending on the previous packet type (received packet or transmitted packet).

Beta1Rx and Beta1Tx length can be configured respectively through the USART LON Beta1 Rx register (US_LONB1RX) and the USART LON Beta1 Tx register (US_LONB1TX). Note that a length of '0' is not allowed.

46.6.10.8.3 Pcycle Timer

The packet cycle timer is reset to its initial value whenever the backlog is changed. It is started (begins counting down at its current value) whenever the MAC layer becomes idle. An idle MAC layer is defined as:

- Not receiving
- Not transmitting
- Not waiting to transmit
- Not timing Beta1
- Not waiting for priority slots, and not waiting for the first Wbase randomizing window to complete

On transition from idle to either transmit or receive, the packet cycle timer is halted.

The pcycle timer value can be configured in US_TTGR. Note that '0' value is not allowed.

46.6.10.8.4 Wbase

The wbase timer represents the base windows size. Its duration, derived from Beta2, equals 16 Beta2 slots.

46.6.10.8.5 Priority Slots

On a channel by channel basis, the protocol supports optional priority. Priority slots, if any, follow immediately after the Beta1 period that follows the transmission of a packet (see Figure 46-59). The number of priority slots per channel ranges from 0 to 127.

The number of priority slots in the LON network configuration is defined through the PSNB field of the USART LON Priority register (US_LONPRIO). And the priority slot affected to the LON node, if any, is defined through US_LONPRIO.NPS.

46.6.10.8.6 Indeterminate Time

See "comm_type".

Like Beta1, the IDT value is different depending on what was the previous frame (transmitted or received frame).

IDTRx and IDTTx can be configured respectively through the USART LON IDT Rx register (US_LONIDTRX) and the USART LON IDT Tx register (US_LONIDTTX).

46.6.10.8.7 End of Frame Condition

The USART configured in LON mode terminates the frame with a 3 t_{bit} long Manchester code violation. After sending the last CRC bit, it maintains the data transitionless during three bit periods.

While receiving data the USART configured in LON mode will detect an end of frame condition after a t_{eof} transitionless Manchester code violation. US_LONMR.EOFS can configure t_{eof}.

48.7.23 MIF Control Register


Bit 31 30 29 28 27 26 25 24 Access Reset		Name: Offset: Reset: Property:	MLB_MCTL 0x0E0 0x00000000 Read/Write						
Reset Bit 23 22 21 20 19 18 17 16 Access Reset Image: Constraint of the set of the	Bit	31	30	29	28	27	26	25	24
Reset Bit 23 22 21 20 19 18 17 16 Access Reset Image: Constraint of the set of the									
Bit 23 22 21 20 19 18 17 16 Access Reset Image: Constraint of the sector of th									
Access Reset Image: state in the st	Reset								
Access Reset Image: state in the st									
Reset Bit 15 14 13 12 11 10 9 8 Access Reset Image: Constraint of the second seco	Bit	23	22	21	20	19	18	17	16
Reset Bit 15 14 13 12 11 10 9 8 Access Reset Image: Constraint of the second seco									
Bit 15 14 13 12 11 10 9 8 Access Reset Image: Constraint of the second seco									
Access Reset Bit 7 6 5 4 3 2 1 0 Access	Reset								
Access Reset Bit 7 6 5 4 3 2 1 0 Access	Bit	15	14	13	12	11	10	9	8
Bit 7 6 5 4 3 2 1 0 Image: Access Im	BR			10	12		10		
Bit 7 6 5 4 3 2 1 0 Access	Access								
Bit 7 6 5 4 3 2 1 0 Image: Constraint of the second sec									
Access									
Access	Bit	7	6	5	4	3	2	1	0
									XCMP
Reset 0	Access								
	Reset								0

Bit 0 – XCMP Transfer Complete (Write 0 to Clear)

Controller Area Network (MCAN)

The Bus Monitoring mode can be used to analyze the traffic on a CAN bus without affecting it by the transmission of dominant bits. The figure below shows the connection of signals CANTX and CANRX to the MCAN in Bus Monitoring mode.

Figure 49-3. Pin Control in Bus Monitoring Mode



Bus Monitoring Mode

49.5.1.7 Disabled Automatic Retransmission

According to the CAN Specification (see ISO11898-1, 6.3.3 Recovery Management), the MCAN provides means for automatic retransmission of frames that have lost arbitration or that have been disturbed by errors during transmission. By default automatic retransmission is enabled. To support time-triggered communication as described in ISO 11898-1, chapter 9.2, the automatic retransmission may be disabled via MCAN_CCCR.DAR.

49.5.1.7.1 Frame Transmission in DAR Mode

In DAR mode, all transmissions are automatically cancelled after they start on the CAN bus. A Tx Buffer's Tx Request Pending bit TXBRP.TRPx is reset after successful transmission, when a transmission has not yet been started at the point of cancellation, has been aborted due to lost arbitration, or when an error occurred during frame transmission.

Successful transmission: Corresponding Tx Buffer Transmission Occurred bit MCAN_TXBTO.TOx set

Corresponding Tx Buffer Cancellation Finished bit MCAN_TXBCF.CFx not set

 Successful transmission in spite of cancellation: Corresponding Tx Buffer Transmission Occurred bit MCAN_TXBTO.TOx set

Corresponding Tx Buffer Cancellation Finished bit MCAN_TXBCF.CFx set

 Arbitration lost or frame transmission disturbed: Corresponding Tx Buffer Transmission Occurred bit MCAN_TXBTO.TOx not set

Corresponding Tx Buffer Cancellation Finished bit MCAN_TXBCF.CFx set


In case of a successful frame transmission, and if storage of Tx events is enabled, a Tx Event FIFO element is written with Event Type ET = "10" (transmission in spite of cancellation).

49.5.1.8 Power-down (Sleep Mode)

The MCAN can be set into Power-down mode via bit MCAN_CCCR.CSR.

When all pending transmission requests have completed, the MCAN waits until bus idle state is detected. Then the MCAN sets MCAN_CCCR.INIT to prevent any further CAN transfers. Now the MCAN acknowledges that it is ready for power down by setting to one the bit MCAN_CCCR.CSA. In this state, before the clocks are switched off, further register accesses can be made. A write access to

Pulse Width Modulation Controller (PWM)



51.6.6.4 Changing the Update Period of Synchronous Channels

It is possible to change the update period of synchronous channels while they are enabled. See Method 2: Manual write of duty-cycle values and automatic trigger of the update and Method 3: Automatic write of duty-cycle values and automatic trigger of the update .

To prevent an unexpected update of the synchronous channels registers, the user must use the PWM Sync Channels Update Period Update Register (PWM_SCUPUPD) to change the update period of synchronous channels while they are still enabled. This register holds the new value until the end of the update period of synchronous channels (when UPRCNT is equal to UPR in PWM_SCUP) and the end of the current PWM period, then updates the value for the next period.

Note:

- 1. If the update register PWM_SCUPUPD is written several times between two updates, only the last written value is taken into account.
- 2. Changing the update period does make sense only if there is one or more synchronous channels and if the update method 1 or 2 is selected (UPDM = 1 or 2 in PWM Sync Channels Mode Register).

Figure 51-34. Synchronized Period, Duty-Cycle and Dead-Time Update

Pulse Width Modulation Controller (PWM)

Name: Offset: Reset: Property:		PWM_OOV 0x44 0x00000000 Read/Write						
Bit	31	30	29	28	27	26	25	24
Access								
Reset								
Bit	23	22	21	20	19	18	17	16
					OOVL3	OOVL2	OOVL1	OOVL0
Access					R/W	R/W	R/W	R/W
Reset					0	0	0	0
Bit	15	14	13	12	11	10	9	8
Access								
Reset								
	_		_					
Bit	7	6	5	4	3	2	1	0
					OOVH3	OOVH2	OOVH1	OOVH0
Access					R/W	R/W	R/W	R/W
Reset					0	0	0	0

51.7.18 PWM Output Override Value Register

Bits 16, 17, 18, 19 – OOVLx Output Override Value for PWML output of the channel x

Value	Description
0	Override value is 0 for PWML output of channel x.
1	Override value is 1 for PWML output of channel x.

Bits 0, 1, 2, 3 – OOVHx Output Override Value for PWMH output of the channel x

Value	Description
0	Override value is 0 for PWMH output of channel x.
1	Override value is 1 for PWMH output of channel x.

Analog Front-End Controller (AFEC)




Figure 52-5. EOCx, GOVRE and OVREx Flag Behavior

WARNING

If the corresponding channel is disabled during a conversion, or if it is disabled and then reenabled during a conversion, its associated data and its corresponding EOCx and GOVRE flags in AFEC_ISR and OVREx flags in AFEC_OVER are unpredictable.

52.6.5 **Conversion Results Format**

The conversion results can be signed (2's complement) or unsigned depending on the value of the SIGNMODE field in AFEC EMR.

Four modes are available:

- Results of channels configured in Single-ended mode are unsigned; results of channels configured in Differential mode are signed.
- Results of channels configured in Single-ended mode are signed; results of channels configured in Differential mode are unsigned.
- Results of all channels are unsigned.
- Results of all channels are signed.

Revision History

Date	Comments
	Throughout: Number of queues increased to 6 (was 3).
	Updated Section 39.5.3 "Interrupt Sources": number of interrupt sources increased to 6 (was 3).
	Table 39-1 "GMAC Connections in Different Modes": added table Note on GTXCK.
	Added Section 39.6.18 "Energy-efficient Ethernet Support" and Section 39.6.20 "LPI Operation in the GMAC".
	Section 39.7.1.2 "Receive Buffer List" and Section 39.7.1.3 "Transmit Buffer List": added note on queue pointer intilaization at end of sections .
	Table 39-17, "Register Mapping": added registers at offsets 0x270 to 0x27C.
	Section 39.8.1 "GMAC Network Control Register": added bit 19: TXLPIEN: Enable LPI Transmission (was 'reserved'). Added bit description.
	Section 39.8.3 "GMAC Network Status Register": added bit 7: RXLPIS: LPI Indication (was 'reserved'). and bit description.
	Added bit 27: RXLPISBC: Receive LPI indication Status Bit Change, and bit description and bit 29: TSUTIMCOMP: TSU timer comparison interrupt, and bit description in
	- Section 39.8.10 "GMAC Interrupt Status Register"
	- Section 39.8.11 "GMAC Interrupt Enable Register"
	- Section 39.8.12 "GMAC Interrupt Disable Register"
	- Section 39.8.13 "GMAC Interrupt Mask Register".
	Section 39.8.13 "GMAC Interrupt Mask Register": added bit 26, SRI, and bit 28, WOL, and bit descriptions.
	Added following sections:
	Section 39.8.106 "GMAC Received LPI Transitions"
	Section 39.8.107 "GMAC Received LPI Time"
	Section 39.8.108 "GMAC Transmit LPI Transitions"
	Section 39.8.109 "GMAC Transmit LPI Time"
	Section 39.8.111 "GMAC Transmit Buffer Queue Base Address Register Priority Queue x" and Section 39.8.112 "GMAC Receive Buffer Queue Base Address Register Priority Queue x": changed sentence on register initialization.
	Section 40. "High Speed Multimedia Card Interface (HSMCI)" Section 40.14.2 "HSMCI Mode Register": modified CLKDIV field description.
	Section 41. "Serial Peripheral Interface (SPI)" Modified transmission condition description in Section 41.7.3 "Master Mode Operations".
	Removed TXFCLR, RXFCLR, FIFOEN and FIFODIS bits in Section 41.8.1 "SPI Control Register".
cont'd	