

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Active
Core Processor	ARM® Cortex®-M7
Core Size	32-Bit Single-Core
Speed	300MHz
Connectivity	CANbus, Ethernet, I ² C, IrDA, LINbus, MMC/SD/SDIO, QSPI, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
Number of I/O	75
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	384K x 8
Voltage - Supply (Vcc/Vdd)	1.7V ~ 3.6V
Data Converters	A/D 10x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atsame70n20b-ant


Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- 8. Analog input has priority over WKUPx pin. To select the analog input, refer to the 33.5.2.1 I/O Lines section in the EBI chapter. To select PIODCEN2, refer to the 32.5.14 Parallel Capture Mode in the PIO chapter.
- 9. Refer to the System I/O Configuration Register (19.4.7 CCFG_SYSIO) in the Bus Matrix (MATRIX) chapter.
- 10. Refer to the 30.5.3 Main Crystal Oscillator section in the Clock Generator chapter. This selection is independent of the PIO line configuration. PIO lines must be configured according to XINxx (I) and XOUTxx (O).
- 11. DAC0 is selected when DACC_CHER.CH0 is set. DAC1 is selected when DACC_CHER.CH1 is set. Refer to the DACC Channel Enable Register in the Digital-to-Analog Converter Controller (DACC) chapter.

6.3 100-lead Packages


6.3.1 100-pin LQFP Package Outline Figure 6-4. Orientation of the 100-lead LQFP Package



6.3.2 100-ball TFBGA Package Outline

The 100-ball TFBGA package has a 0.8 mm ball pitch and respects Green standards. Its dimensions are $9 \times 9 \times 1.1$ mm. The figure below shows the orientation of the 100-ball TFBGA Package.

Figure 6-5. Orientation of the 100-ball TFBGA Package



6.3.3 100-ball VFBGA Package Outline

100-ball VFBGA Package Outline

The 100-ball VFBGA package has a 0.65 mm ball pitch and respects Green standards. The dimensions are 7mm x 7mm x 1.0 mm.


The following figure shows the orientation of the 100-ball VFBGA Package.

Peripherals


Instance ID	Instance Name	NVIC Interrupt	PMC Clock Control	Description
20	TWIHS1	Х	Х	Two-wire Interface (I2C-compatible)
21	SPI0	Х	Х	Serial Peripheral Interface
22	SSC	Х	Х	Synchronous Serial Controller
23	TC0_CHANNEL0	Х	Х	16-bit Timer Counter 0, Channel 0
24	TC0_CHANNEL1	Х	Х	16-bit Timer Counter 0, Channel 1
25	TC0_CHANNEL2	Х	Х	16-bit Timer Counter 0, Channel 2
26	TC1_CHANNEL0	Х	Х	16-bit Timer Counter 1, Channel 0
27	TC1_CHANNEL1	Х	Х	16-bit Timer Counter 1, Channel 1
28	TC1_CHANNEL2	Х	Х	16-bit Timer Counter 1, Channel 2
29	AFEC0	Х	Х	Analog Front-End Controller
30	DACC	Х	Х	Digital-to-Analog Converter
31	PWM0	Х	Х	Pulse Width Modulation Controller
32	ICM	Х	Х	Integrity Check Monitor
33	ACC	Х	Х	Analog Comparator Controller
34	USBHS	Х	Х	USB Host / Device Controller
35	MCAN0	Х	Х	CAN IRQ Line 0
36	MCAN0	INT1	-	CAN IRQ Line 1
37	MCAN1	Х	Х	CAN IRQ Line 0
38	MCAN1	INT1	-	CAN IRQ Line 1
39	GMAC	Х	Х	Ethernet MAC
35	-	-	-	Reserved
36	-	-	-	Reserved
37	-	-	-	Reserved
38	-	-	-	Reserved
39	-	-	-	Reserved
40	AFEC1	Х	Х	Analog Front End Controller
41	TWIHS2	Х	х	Two-wire Interface
42	SPI1	Х	Х	Serial Peripheral Interface
43	QSPI	Х	х	Quad I/O Serial Peripheral Interface
44	UART2	Х	X	Universal Asynchronous Receiver/ Transmitter

Enhanced Embedded Flash Controller (EEFC)


Figure 22-9. Partial Page Programming



Step 1: Flash array after page erase



Step 2: Flash array after programming 128-bit at address 0xX00 (write latch buffer + WP)



Step 3: Flash array after programming a second 128-bit data at address 0xX10 (write latch buffer + WP)

To compensate for possible temperature variations over time, this accurate clock calibration circuitry can be programmed on-the-fly and also programmed during application manufacturing, in order to correct the crystal frequency accuracy at room temperature (20–25°C). The typical clock drift range at room temperature is ±20 ppm.

In the device operating temperature range, the 32.768 kHz crystal oscillator clock inaccuracy can be up to -200 ppm.

The RTC clock calibration circuitry allows positive or negative correction in a range of 1.5 ppm to 1950 ppm.


The calibration circuitry is fully digital. Thus, the configured correction is independent of temperature, voltage, process, etc., and no additional measurement is required to check that the correction is effective.

If the correction value configured in the calibration circuitry results from an accurate crystal frequency measure, the remaining accuracy is bounded by the values listed below:

- Below 1 ppm, for an initial crystal drift between 1.5 ppm up to 20 ppm, and from 30 ppm to 90 ppm
- Below 2 ppm, for an initial crystal drift between 20 ppm up to 30 ppm, and from 90 ppm to 130 ppm
- Below 5 ppm, for an initial crystal drift between 130 ppm up to 200 ppm

The calibration circuitry does not modify the 32.768 kHz crystal oscillator clock frequency but it acts by slightly modifying the 1 Hz clock period from time to time. The correction event occurs every 1 + [(20 - (19 x HIGHPPM)) x CORRECTION] seconds. When the period is modified, depending on the sign of the correction, the 1 Hz clock period increases or reduces by around 4 ms. Depending on the CORRECTION, NEGPPM and HIGHPPM values configured in RTC_MR, the period interval between two correction events differs.





Power Management Controller (PMC)

31.20.19 PMC Fast Startup Polarity Register

Name:	PMC_FSPR
Offset:	0x0074
Reset:	0x00000000
Property:	Read/Write

This register can only be written if the WPEN bit is cleared in the PMC Write Protection Mode Register.

Bit	31	30	29	28	27	26	25	24
Access					-	-		
Reset								
Bit	23	22	21	20	19	18	17	16
Access								
Reset								
Bit	15	14	13	12	11	10	9	8
	FSTP15	FSTP14	FSTP13	FSTP12	FSTP11	FSTP10	FSTP9	FSTP8
Access								
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	FSTP7	FSTP6	FSTP5	FSTP4	FSTP3	FSTP2	FSTP1	FSTP0
Access								
Reset	0	0	0	0	0	0	0	0

Bits 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 – FSTP Fast Startup Input Polarity x bits Defines the active polarity of the corresponding wake-up input. If the corresponding wake-up input is enabled and at the FSTP level, it enables a fast restart signal.

DMA Controller (XDMAC)

Offset	Name	Bit Pos.								
		31:24								
		7:0		:	DUBS	S[7:0]				
0x0444	XDMAC_CDUS15	15:8			DUBS	6[15:8]				
0,0444	ADIMAC_CD0313	23:16			DUBS	[23:16]				
		31:24								
0x0448										
	Reserved									
0x044F										
		7:0	ROIE	WBIE	RBIE	FIE	DIE	LIE	BIE	
0x0450	XDMAC_CIE16	15:8								
		23:16								
		31:24								
		7:0	ROID	WBEID	RBEID	FID	DID	LID	BID	
0x0454	XDMAC_CID16	15:8								
	_	23:16								
		31:24								
		7:0	ROIM	WBEIM	RBEIM	FIM	DIM	LIM	BIM	
0x0458	XDMAC_CIM16	15:8								
	_	23:16								
		31:24								
		7:0	ROIS	WBEIS	RBEIS	FIS	DIS	LIS	BIS	
0x045C	XDMAC_CIS16	15:8								
	_	23:16								
		31:24								
		7:0				7:0]				
0x0460	XDMAC_CSA16	15:8				15:8]				
	_	23:16			SA[2					
		31:24			SA[31:24]					
		7:0			DA[
0x0464	XDMAC_CDA16	15:8	DA[15:8]							
	_	23:16	DA[23:16]							
		31:24			DA[3	1:24]				
		7:0		NDA	\ [5:0]				NDAIF	
0x0468	XDMAC_CNDA16	15:8			NDA					
	_	23:16				21:14]				
		31:24	 			29:22]				
		7:0			NDVIE	EW[1:0]	NDDUP	NDSUP	NDE	
0x046C	XDMAC_CNDC16	15:8								
		23:16								
		31:24								
		7:0				N[7:0]				
0x0470	XDMAC_CUBC16	15:8			UBLEN					
	_	23:16			UBLEN	I[23:16]				
		31:24								
0x0474	XDMAC_CBC16	7:0			BLEN	N[7:0]				
	_	15:8					BLEN	l[11:8]		

38.8.86 GMAC 1588 Timer Nanoseconds Register

GMAC_TN

Name:

Reset:	0x1D4 0x00000000 -						
31	30	29	28	27	26	25	24
				TNS[29:24]		
		R/W	R/W	R/W	R/W	R/W	R/W
		0	0	0	0	0	0
23	22	21	20	19	18	17	16
			TNS[2	23:16]			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
15	14	13			10	9	8
			TNS	15:8]			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
7	6	5	4		2	1	0
			TNS	[7:0]			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
	23 R/W 0 15 R/W 0 7 R/W	Reset: 0x0000000 Property: - 31 30 31 30 23 22 R/W R/W 0 0 15 14 R/W R/W 0 0 7 6 R/W R/W	Reset: 0x0000000 Property: - 31 30 29 31 30 29 31 30 29 23 22 21 23 22 21 R/W R/W 0 15 14 13 R/W R/W 0 15 14 13 7 6 5 R/W R/W R/W 0 0 0	Reset: 0x0000000 Property: - 31 30 29 28 31 30 29 28 31 30 29 28 23 22 21 20 23 22 21 20 23 22 21 20 R/W R/W R/W R/W 0 0 0 0 15 14 13 12 R/W R/W R/W R/W 0 0 0 0 7 6 5 4 TNS R/W R/W R/W R/W R/W R/W R/W	Reset: 0x00000000 Property: - 31 30 29 28 27 31 30 29 28 27 31 30 29 28 27 31 30 29 28 27 31 30 29 28 27 31 30 29 28 27 NU R/W R/W R/W R/W 0 23 22 21 20 19 23 22 21 20 19 TNS[23:16] TNS[23:16] 11 12 11 15 14 13 12 11 TNS[15:8] TNS[15:8] 14 13 12 11 TNS[15:8] TNS[7:0] 1 1 1 1 7 6 5 4 3 3 7 7 7 3 3 3 7 7 7 3 3 3 7	Reset: 0x00000000 Property: - 31 30 29 28 27 26 31 30 29 28 27 26 1 10 TNS[29:24] 10 10 23 22 21 20 19 18 23 22 21 20 19 18 24 20 19 18 12 11 10 23 22 21 20 19 18 12 11 10 23 72 21 20 19 18 13 12 11 10 24 13 12 11 10 10 11 10 25 14 13 12 11 10 11 10 27 6 5 4 3 2 2 14 13 2 14 13 2 1 <td< td=""><td>Reset: 0x00000000 Property: - 31 30 29 28 27 26 25 31 30 29 28 27 26 25 1 10 R/W R/W R/W R/W R/W 2 1 20 19 18 17 23 22 21 20 19 18 17 23 22 21 20 19 18 17 FRW R/W R/W R/W R/W R/W 0 0 0 15 14 13 12 11 10 9 15 14 13 12 11 10 9 15 14 13 12 11 10 9 7 6 5 4 3 2 1 7 6 5 4 3 2 1</td></td<>	Reset: 0x00000000 Property: - 31 30 29 28 27 26 25 31 30 29 28 27 26 25 1 10 R/W R/W R/W R/W R/W 2 1 20 19 18 17 23 22 21 20 19 18 17 23 22 21 20 19 18 17 FRW R/W R/W R/W R/W R/W 0 0 0 15 14 13 12 11 10 9 15 14 13 12 11 10 9 15 14 13 12 11 10 9 7 6 5 4 3 2 1 7 6 5 4 3 2 1

Bits 29:0 - TNS[29:0] Timer Count in Nanoseconds

This register is writable. It can also be adjusted by writes to the IEEE 1588 Timer Adjust Register. It increments by the value of the IEEE 1588 Timer Increment Register each clock cycle.

USB High-Speed Interface (USBHS)

39.6.39 Host Address 1 Register

Name:	USBHS_HSTADDR1
Offset:	0x0424
Reset:	0x0000000
Property:	Read/Write

Bit	31	30	29	28	27	26	25	24
					HSTADDRP3[6:0]		
Access								
Reset		0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
				l	HSTADDRP2[6:0]		
Access								
Reset		0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
					HSTADDRP1[6:0]		
Access								
Reset		0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
				ļ	HSTADDRP0[6:0]		
Access								
Reset		0	0	0	0	0	0	0

Bits 30:24 – HSTADDRP3[6:0] USB Host Address

This field contains the address of the Pipe3 of the USB device.

This field is cleared when a USB reset is requested.

Bits 22:16 - HSTADDRP2[6:0] USB Host Address

This field contains the address of the Pipe2 of the USB device.

This field is cleared when a USB reset is requested.

Bits 14:8 – HSTADDRP1[6:0] USB Host Address

This field contains the address of the Pipe1 of the USB device.

This field is cleared when a USB reset is requested.

Bits 6:0 - HSTADDRP0[6:0] USB Host Address

This field contains the address of the Pipe0 of the USB device.

This field is cleared when a USB reset is requested.

USB High-Speed Interface (USBHS)

Value	Description
0	Cleared when USBHS_HSTPIPICR.SHORTPACKETIC = 1.
1	Set when a short packet is received by the host controller (packet length inferior to the PSIZE programmed field).

Bit 6 – RXSTALLDI Received STALLed Interrupt

This bit is set when a STALL handshake has been received on the current bank of the pipe. The pipe is automatically frozen. This triggers an interrupt if USBHS_HSTPIPIMR.RXSTALLE = 1.

Value	Description
0	Cleared when USBHS_HSTPIPICR.RXSTALLDIC = 1.

Bit 5 - OVERFI Overflow Interrupt

Value	Description
0	Cleared when USBHS_HSTPIPICR.OVERFIC = 1.
1	Set when the current pipe has received more data than the maximum length of the current
	pipe. An interrupt is triggered if USBHS_HSTPIPIMR.OVERFIE = 1.

Bit 4 – NAKEDI NAKed Interrupt

Value	Description
0	Cleared when USBHS_HSTPIPICR.NAKEDIC = 1.
1	Set when a NAK has been received on the current bank of the pipe. This triggers an interrupt
	if USBHS_HSTPIPIMR.NAKEDE = 1.

Bit 3 – PERRI Pipe Error Interrupt

Value	Description
0	Cleared when the error source bit is cleared.
1	Set when an error occurs on the current bank of the pipe. This triggers an interrupt if the USBHS_HSTPIPIMR.PERRE bit is set. Refer to the USBHS_HSTPIPERRx register to determine the source of the error.

Bit 2 – TXSTPI Transmitted SETUP Interrupt

Value	Description
0	Cleared when USBHS_HSTPIPICR.TXSTPIC = 1.
1	Set, for control pipes, when the current SETUP bank is free and can be filled. This triggers
	an interrupt if USBHS_HSTPIPIMR.TXSTPE = 1.

Bit 1 – TXOUTI Transmitted OUT Data Interrupt

Value	Description
0	Cleared when USBHS_HSTPIPICR.TXOUTIC = 1.
1	Set when the current OUT bank is free and can be filled. This triggers an interrupt if USBHS_HSTPIPIMR.TXOUTE = 1.

Bit 0 - RXINI Received IN Data Interrupt

Two-wire Interface (TWIHS)

43.6.5.8 Asynchronous Partial Wakeup (SleepWalking)

The TWIHS includes an asynchronous start condition detector. It is capable of waking the device up from a Sleep mode upon an address match (and optionally an additional data match), including Sleep modes where the TWIHS peripheral clock is stopped.

After detecting the START condition on the bus, the TWIHS stretches TWCK until the TWIHS peripheral clock has started. The time required for starting the TWIHS depends on which Sleep mode the device is in. After the TWIHS peripheral clock has started, the TWIHS releases its TWCK stretching and receives one byte of data (slave address) on the bus. At this time, only a limited part of the device, including the TWIHS module, receives a clock, thus saving power. If the address phase causes a TWIHS address match (and, optionally, if the first data byte causes data match as well), the entire device is woken up and normal TWIHS address matching actions are performed. Normal TWIHS transfer then follows. If the TWIHS is not addressed (or if the optional data match fails), the TWIHS peripheral clock is automatically stopped and the device returns to its original Sleep mode.

The TWIHS has the capability to match on more than one address. The SADR1EN, SADR2EN and SADR3EN bits in TWIHS_SMR enable address matching on additional addresses which can be configured through SADR1, SADR2 and SADR3 fields in the TWIHS_SWMR. The SleepWalking matching process can be extended to the first received data byte if TWIHS_SMR.DATAMEN is set and, in this case, a complete matching includes address matching and first received data matching. TWIHS_SWMR.DATAM configures the data to match on the first received byte.

When the system is in Active mode and the TWIHS enters Asynchronous Partial Wakeup mode, the flag SVACC must be programmed as the unique source of the TWIHS interrupt and the data match comparison must be disabled.

When the system exits Wait mode as the result of a matching condition, the SVACC flag is used to determine if the TWIHS is the source of exit.




Figure 43-39. Address Match Only (Data Matching Disabled)

43.7.7 TWIHS SMBus Timing Register

Name:	TWIHS_SMBTR
Offset:	0x38
Reset:	0x00000000
Property:	Read/Write

This register can only be written if the WPEN bit is cleared in the TWIHS Write Protection Mode Register.

Bit	31	30	29	28	27	26	25	24		
		THMAX[7:0]								
Access										
Reset	0	0	0	0	0	0	0	0		
Bit	23	22	21	20	19	18	17	16		
				TLOW	/M[7:0]					
Access										
Reset	0	0	0	0	0	0	0	0		
Bit	15	14	13	12	11	10	9	8		
				TLOW	/S[7:0]					
Access										
Reset	0	0	0	0	0	0	0	0		
Bit	7	6	5	4	3	2	1	0		
		PRESC[3:0]								
Access										
Reset					0	0	0	0		

Bits 31:24 – THMAX[7:0] Clock High Maximum Cycles

Clock cycles in clock high maximum count. Prescaled by PRESC. Used for bus free detection. Used to time THIGH:MAX.

Bits 23:16 - TLOWM[7:0] Master Clock Stretch Maximum Cycles

Value	Description
0	TLOW:MEXT timeout check disabled.
1-255	Clock cycles in master maximum clock stretch count. Prescaled by PRESC. Used to time TLOW:MEXT.

Bits 15:8 – TLOWS[7:0] Slave Clock Stretch Maximum Cycles

Value	Description
0	TLOW:SEXT timeout check disabled.
1-255	Clock cycles in slave maximum clock stretch count. Prescaled by PRESC. Used to time TLOW:SEXT.

Bits 3:0 - PRESC[3:0] SMBus Clock Prescaler

Used to specify how to prescale the TLOWS, TLOWM and THMAX counters in SMBTR. Counters are prescaled according to the following formula:

Before using the SSC transmitter, the PIO controller must be configured to dedicate the SSC transmitter I/O lines to the SSC Peripheral mode.

44.7.2 Power Management

The SSC is not continuously clocked. The SSC interface may be clocked through the Power Management Controller (PMC), therefore the programmer must first configure the PMC to enable the SSC clock.

44.7.3 Interrupt

The SSC interface has an interrupt line connected to the interrupt controller. Handling interrupts requires programming the interrupt controller before configuring the SSC.

All SSC interrupts can be enabled/disabled configuring the SSC Interrupt Mask Register. Each pending and unmasked SSC interrupt asserts the SSC interrupt line. The SSC interrupt service routine can get the interrupt origin by reading the SSC Interrupt Status Register.


44.8 Functional Description

This section contains the functional description of the following: SSC Functional Block, Clock Management, Data Format, Start, Transmit, Receive and Frame Synchronization.

The receiver and transmitter operate separately. However, they can work synchronously by programming the receiver to use the transmit clock and/or to start a data transfer when transmission starts. Alternatively, this can be done by programming the transmitter to use the receive clock and/or to start a data transfer when reception starts. The transmitter and the receiver can be programmed to operate with the clock signals provided on either the TK or RK pins. This allows the SSC to support many Slave mode data transfers. The maximum clock speed allowed on the TK and RK pins is the peripheral clock divided by 2.

Synchronous Serial Controller (SSC)

Figure 44-19. Interrupt Block Diagram



44.8.10 Register Write Protection

To prevent any single software error from corrupting SSC behavior, certain registers in the address space can be write-protected by setting the WPEN bit in the SSC Write Protection Mode Register (SSC_WPMR).

If a write access to a write-protected register is detected, the WPVS flag in the SSC Write Protection Status Register (SSC_WPSR) is set and the field WPVSRC indicates the register in which the write access has been attempted.

The WPVS bit is automatically cleared after reading the SSC_WPSR.


The following registers can be write-protected:

- SSC Clock Mode Register
- SSC Receive Clock Mode Register
- SSC Receive Frame Mode Register
- SSC Transmit Clock Mode Register
- SSC Transmit Frame Mode Register
- SSC Receive Compare 0 Register
- SSC Receive Compare 1 Register

Controller Area Network (MCAN)

49.3 Block Diagram

Figure 49-1. MCAN Block Diagram



Peripheral Clock Domain

Note: Refer to section "Power Management Controller (PMC)" for details about the bus-independent clock (PCK5).

Related Links

31. Power Management Controller (PMC)

49.4 **Product Dependencies**

49.4.1 I/O Lines

The pins used to interface to the compliant external devices can be multiplexed with PIO lines. The programmer must first program the PIO controllers to assign the CAN pins to their peripheral functions.

49.4.2 Power Management

The MCAN can be clocked through the Power Management Controller (PMC), thus the programmer must first configure the PMC to enable the MCAN clock.

In order to achieve a stable function of the MCAN, the system bus clock must always be faster than or equal to the CAN clock.

It is recommended to use the CAN clock at frequencies of 20, 40 or 80 MHz. To achieve these frequencies, PMC PCK5 must select the UPLLCK (480 MHz) as source clock and divide by 24,12, or 6. PCK5 allows the system bus and processor clock to be modified without affecting the bit rate communication.

49.4.3 Interrupt Sources

The two MCAN interrupt lines (MCAN_INT0, MCAN_INT1) are connected on internal sources of the Interrupt Controller.

Controller Area Network (MCAN)

49.6.11 MCAN Timeout Counter Configuration Register

Name:	MCAN_TOCC
Offset:	0x28
Reset:	0xFFFF0000
Property:	Read/Write

This register can only be written if the bits CCE and INIT are set in MCAN CC Control Register.

For a description of the Timeout Counter, see Timeout Counter.

Bit	31	30	29	28	27	26	25	24	
	TOP[15:8]								
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	1	1	1	1	1	1	1	1	
Bit	23	22	21	20	19	18	17	16	
				TO	P[7:0]				
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	1	1	1	1	1	1	1	1	
Bit	15	14	13	12	11	10	9	8	
Access									
Reset									
Bit	7	6	5	4	3	2	1	0	
						TOS	6[1:0]	ETOC	
Access			1	•		R/W	R/W	R/W	
Reset						0	0	0	

Bits 31:16 - TOP[15:0] Timeout Period

Start value of the Timeout Counter (down-counter). Configures the Timeout Period.

Bits 2:1 - TOS[1:0] Timeout Select

When operating in Continuous mode, a write to MCAN_TOCV presets the counter to the value configured by MCAN_TOCC.TOP and continues down-counting. When the Timeout Counter is controlled by one of the FIFOs, an empty FIFO presets the counter to the value configured by MCAN_TOCC.TOP. Down-counting is started when the first FIFO element is stored.


Value	Name	Description
0	CONTINUOUS	Continuous operation.
1	TX_EV_TIMEOUT	Timeout controlled by Tx Event FIFO.
2	RX0_EV_TIMEOUT	Timeout controlled by Receive FIFO 0.
3	RX1_EV_TIMEOUT	Timeout controlled by Receive FIFO 1.

Bit 0 – ETOC Enable Timeout Counter

0 (NO_TIMEOUT): Timeout Counter disabled.

1 (TOS_CONTROLLED): Timeout Counter enabled.

Controller Area Network (MCAN)



49.6.33 MCAN Receive FIFO 1 Acknowledge

Bits 5:0 - F1AI[5:0] Receive FIFO 1 Acknowledge Index

After the processor has read a message or a sequence of messages from Receive FIFO 1 it has to write the buffer index of the last element read from Receive FIFO 1 to F1AI. This will set the Receive FIFO 1 Get Index MCAN_RXF1S.F1GI to F1AI + 1 and update the FIFO 1 Fill Level MCAN_RXF1S.F1FL.

Pulse Width Modulation Controller (PWM)

51.7.47 PWM Channel Dead Time Update Register

Name:	PWM_DTUPDx
Offset:	0x021C + x*0x20 [x=03]
Reset:	0x0000000
Property:	Write-only

This register can only be written if bits WPSWS4 and WPHWS4 are cleared in the PWM Write Protection Status Register.

This register acts as a double buffer for the DTH and DTL values. This prevents an unexpected waveform when modifying the dead-time values.

Bit	31	30	29	28	27	26	25	24		
		DTLUPD[15:8]								
Access	W	W	W	W	W	W	W	W		
Reset	0	0	0	0	0	0	0	0		
Bit	23	22	21	20	19	18	17	16		
				DTLU	PD[7:0]					
Access	W	W	W	W	W	W	W	W		
Reset	0	0	0	0	0	0	0	-		
Bit	15	14	13	12	11	10	9	8		
				DTHUF	PD[15:8]					
Access	W	W	W	W	W	W	W	W		
Reset	0	0	0	0	0	0	0	0		
Bit	7	6	5	4	3	2	1	0		
	DTHUPD[7:0]									
Access	W	W	W	W	W	W	W	W		
Reset	0	0	0	0	0	0	0	-		

Only the first 12 bits (dead-time counter size) of fields DTHUPD and DTLUPD are significant.

Bits 31:16 – DTLUPD[15:0] Dead-Time Value Update for PWMLx Output

Defines the dead-time value for PWMLx output. This value must be defined between 0 and CDTY (PWM_CDTYx). This value is applied only at the beginning of the next channel x PWM period.

Bits 15:0 – DTHUPD[15:0] Dead-Time Value Update for PWMHx Output

Defines the dead-time value for PWMHx output. This value must be defined between 0 and the value (CPRD – CDTY) (PWM_CPRDx and PWM_CDTYx). This value is applied only at the beginning of the next channel x PWM period.

Digital-to-Analog Converter Controller (DACC)

Name: Offset: Reset: Property:		DACC_ISR 0x30 0x00000000 Read-only						
Bit	31	30	29	28	27	26	25	24
Access								
Reset								
Bit	23	22	21	20	10	10	17	16
DIL	23	22	21	20	19	18	17	16
Access								
Reset								
Reset								
Bit	15	14	13	12	11	10	9	8
	-						-	
Access								
Reset								
Bit	7	6	5	4	3	2	1	0
			EOC1	EOC0			TXRDY1	TXRDY0
Access			R	R			R	R
Reset			0	0			0	0

53.7.11 DACC Interrupt Status Register

Bits 4, 5 – EOCx End of Conversion Interrupt Flag of channel x

Value	Description
0	No conversion has been performed since the last read of DACC_ISR.
1	At least one conversion has been performed since the last read of DACC_ISR.

Bits 0, 1 – TXRDYx Transmit Ready Interrupt Flag of channel x

Value	Description
0	DACC is not ready to accept new conversion requests.
1	DACC is ready to accept new conversion requests.

Integrity Check Monitor (ICM)




Figure 55-3. ICM Region Descriptor and Hash Areas

Each region descriptor supports gathering of data through the use of the Secondary List. Unlike the Main List, the Secondary List cannot modify the configuration attributes of the region. When the end of the Secondary List has been encountered, the ICM returns to the Main List. Memory integrity monitoring can be considered as a background service and the mandatory bandwidth shall be very limited. In order to limit the ICM memory bandwidth, use ICM_CFG.BBC to control the ICM memory load.

Electrical Characteristics for SAM ...

- Crystal Load Capacitance
 - The total capacitance loading the crystal, including the oscillator's internal parasitics and the PCB parasitics, must match the load capacitance for which the crystal's frequency is specified. Any mismatch in the load capacitance with respect to the crystal's specification will lead to inaccurate oscillation frequency
- Drive Level
 - Crystal drive level ≥ Oscillator Drive Level. Having a crystal drive level number lower than the oscillator specification may damage the crystal.
- Equivalent Series Resistor (ESR)
 - Crystal ESR ≤ Oscillator ESR Max. Having a crystal with ESR value higher than the oscillator may cause the oscillator to not start.
- Shunt Capacitance
 - Max. crystal shunt capacitance ≤ Oscillator Shunt Capacitance (C_{SHUNT}). Having a crystal with C_{SHUNT} value higher than the oscillator may cause the oscillator to not start.

58.4.9.2 Printed Circuit Board (PCB)

To minimize inductive and capacitive parasitics associated with XIN, XOUT, XIN32 and XOUT32 nets, it is recommended to route them as short as possible. Additionally, it is of prime importance to keep these nets away from noisy switching signals (clock, data, PWM, etc.). A good practice is to shield them with a quiet ground net to avoid coupling to neighboring signals.

58.5 PLLA Characteristics

Table 58-26. PLLA Characteristics

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
f _{IN}	Input Frequency	_	8	_	32	MHz
f _{OUT}	Output Frequency	-	160	_	500	MHz
I _{PLL}	Current Consumption	Active mode at 160 MHz at 1.2V	_	2.2	3	mA
		Active mode at 500 MHz at 1.2V	_	8	12	
t _{START}	Startup Time	_	_	_	300	μs

58.6 PLLUSB Characteristics

Table 58-27. PLLUSB Characteristics

Symbol	Parameter	Conditions		Тур	Мах	Unit
f _{IN}	Input Frequency	-	_	12 or 16	_	MHz
f _{OUT}	Output Frequency	-	_	480	_	MHz
I _{PLLUSB}	Current Consumption	In Active mode, on VDDPLLUSB	_	4.9	6.4	mA
		In Active mode, on VDDCORE	_	0.4	1	mA
t _{START}	Startup Time	_	_	_	50	μs